

## 4. 業績

---

### 4.3 業績リスト

#### 4.3.1 原著論文および国際会議発表

---

## 論文リスト（岩田、佐々木グループ）

- [IS-1] H. Ando, T. Morie, M. Miyake, M. Nagata and A. Iwata, "Image Segmentation/Extraction Using Nonlinear Cellular Networks and their VLSI Implementation Using Pulse-Modulation Techniques," IEICE Trans. Fundamentals, Vol. E85-A, No. 2, pp. 381-388, (2002).
- [IS-2] T. Morie and T. Matsuura and M. Nagata and A. Iwata, "A Multi-Nano-Dot Circuit and Structure Using Thermal-Noise Assisted Tunneling for Stochastic Associative Processing," J. Nanosci. Nanotech., Vol. 2, No. 3, pp. 343-349, (2002).
- [IS-3] K. Katayama, M. Nagata, T. Morie and A. Iwata, "An Hadamard Transform Chip Using the PWM Circuit Technique and Its Application to Image Processing," IEICE Trans. Electron., Vol. E85-C, No. 8, pp. 1596-1603, (2002).
- [IS-4] T. Morie, T. Matsuura, M. Nagata, and A. Iwata, "A Multi-Nanodot Floating-Gate MOSFET Circuit for Spiking Neuron Models," IEEE Trans. Nanotechnology, Vol. 2, No. 3, pp. 158-164, (2003).
- [IS-5] T. Yoshida, T. Mashimo, M. Akagi, A. Iwata, M. Yoshida and K. Uematsu, "A Design of Neural Signal Sensing LSI with Multi-Input Channels," IEICE Trans. Fundamentals, vol.E87-A, pp.376-383, (2004).
- [IS-6] T. Morie, K. Murakoshi, M. Nagata and A. Iwata, "Pulse Modulation Techniques for Nonlinear Dynamical Systems and a CMOS Chaos Circuit with Arbitrary 1-D Maps," IEICE Trans. Electron., Vol. E87-C, No. 11, pp. 1856-1862, 2004
- [IS-7] T. Yoshida, M. Akagi, T. Mashimo, A. Iwata, M. Yoshida and K. Uematsu, "A Design of Wireless Neural-Sensing LSI," IEICE Trans. Electronics, Vol.E87-C, pp. 996-1002. (2004).
- [IS-8] T. Yoshimura and A. Iwata, "An analysis of interference in synchronous systems," IEICE Electronics, Express, Vol.1, No.15, pp.465-471, (2004).
- [IS-9] M. Shiozaki, T. Mukai, M. Ono, M. Sasaki, A. Iwata, "A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique," IEICE Trans. Electron., vol.E88-C, No.6, pp.1233-1240, (2005).
- [IS-10] M. Shiozaki, T. Mukai, M. Ono, M. Sasaki, A. Iwata, "A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip for Real-Time Robot Control with Multiprocessors," Journal of Robotics and Mechatronics ",vol.17, No.4, pp.463-468, (2005).
- [IS-11] M. Shiozaki, M. Sasaki, A. Mori, A. Iwata and H. Ikeda, "20GHz uniform-phase uniform-amplitude standing-wave colck disrtribution," IEICE Electronics Express, Vol. No. 3, No.12, pp11-16, (2006).
- [IS-12] S. Kameda and T. Yagi, "An analog silicon retina with multichip configuration," IEEE Trans. Neural Networks, vol.17, No.1, pp.197-210, (2006).
- [IS-13] T. Yoshida, Y. Masui, T. Mashimo, M. Sasaki and A. Iwata, "A 1 V Low-Noise CMOS Amplifier Using Autozeroing and Chopper Stabilization Technique," IEICE Trans. Electrons., vol.E89-C, pp.769-774, Jun. 2006.
- [IS-14] T. Yoshimura, A. Iwata, "A Study of Interference in Synchronous Systems," IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, Vol.53, No.8, pp. 1726-1740, Aug, (2006).
- [IS-15] M. Sasaki, "Design of a Millimeter-Wave CMOS Radiation Oscillator With an Above-Chip Patch Antenna," IEEE Trans. Circuits Syst. II, vol.53, No.10, pp-1128-1132, Oct. (2006).
- [IS-16] K. Sasaki, T. Morie, and A. Iwata, "A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory," IEICE Trans. Electron., Vol. E89-C, No. 11, pp. 1637-1644, November (2006).
- [IS-17] M. Hori, M. Ueda and A. Iwata, "Stochastic Computing Chip for Measurement of Manhattan Distance, Japanese Journal of Applied Physics," Vol. 45, No. 4B, pp.3301-3306, (2006).

## 国際会議リスト（岩田、佐々木グループ）

- [IS-C-1] M. Nagata, Y. Murasaka, Y. Nishimori, T. Morie, and A. Iwata, "Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models," Proc. 7th Asia and South Pacific Design Automation Conf, pp. 71-76, Bangalore, Jan, (2002).
- [IS-C-2] T. Morie, J. Umezawa, T. Nakano, H. Ando, M. Nagata, and A. Iwata, "A Biologically-Inspired Object Recognition System Using Pixel-Parallel Feature Extraction VLSIs," International Invitational Workshop on Intelligent Interface Devices, pp. 35-37, Kitakyushu, March 14, (2002).
- [IS-C-3] M. Nagata, T. Morie, and A. Iwata, "Modeling Substrate Noise Generation in CMOS Digital Integrated Circuits," IEEE 2002 Custom Integrated Circuit Conf, Orlando, May, (2002).
- [IS-C-4] T. Morie, T. Matsuura, M. Nagata, and A. Iwata, "A Multi-Nanodot Floating-Gate MOSFET Circuit for Spiking Neuron Models," 2002 IEEE Silicon Nanoelectronics Workshop, pp.53-54, Honolulu, June 9, (2002).
- [IS-C-5] T. Morie, T. Matsuura, M. Nagata, and A. Iwata, "An Efficient Clustering Algorithm Using Stochastic Association Model and Its Implementation Using Nanostructures," Advances in Neural Information Processing Systems 14, Ed. T. G. Dietterich, S. Becker and Z. Ghahramani, MIT Press, Cambridge, MA, (2002).

- [IS-C-6] K. Katayama and A. Iwata, "A High-Resolution Hadamard Transform Chip," International Conference on Solid State Devices and Materials (SSDM), pp. 372-373, Nagoya, September17-19, (2002)
- [IS-C-7] T. Maeda, A. Iwata, M. Kawabata, and S. Orisaka, "A 10-GHz Bipolar VCO with Reduced Phase Noise," International Conference on Solid State Devices and Materials (SSDM), pp. 370-371, Nagoya, September17-19, (2002).
- [IS-C-8] H. Ando, T. Morie, M. Nagata, and A. Iwata, "An Image Region Extraction LSI Based on a Merged/Mixed-Signal Nonlinear Oscillator Network Circuit," 28th European Solid-State Circuits Conference (ESSCIRC 2002), CP.11, pp. 703-706, Florence, Italy, Sept. 26, (2002).
- [IS-C-9] K. Katayama and A. Iwata, "Pulse Coupled Neural Network using Coupled Phase Locked Loop," International Symposium on Nonlinear Theory and its Applications (NOLTA), pp. 853-856, Xi'an, October 7-11, (2002).
- [IS-C-10] T. Morie, T. Matsuura, M. Nagata, and A. Iwata, "An Efficient Clustering Algorithm Using Stochastic Association and Its Implementation Using 3D-Nanodot-Array Structures," (Invited) 2003 RCIQE International Seminar on Quantum Nanoelectronics for Meme-Media-Based Information Technologies, pp. 59-63 , Sapporo, Feb. 13, (2003).
- IS-C-11] A. Iwata, "Advanced Design for Analog-RF and Digital Mixed LSI's Crosstalknoise Evaluaiton and Reduction," Proc. of the Workshop on SASIMI, pp.17-22, Hiroshima, April 3, (2003) Invited.
- [IS-C-12] T. Yoshida, T. Mashimo, M. Akagi, A. Iwata, M. Yoshida and K. Uematsu, "A Design of Neural Signal Sensing LSI with Multi-Input-Channels," Proc. of the Workshop on SASIMI, pp. 206-210, Hiroshima, April 3, (2003).
- [IS-C-13] S. Kameda and T. Yagi, "A silicon retina system that calculates direction of motion," Proc. of the 2003 IEEE International Symposium on Circuits and Systems, Vol. IV, pp. 792-795, Bangkok, May, (2003).
- [IS-C-14] S. Kameda and T. Yagi, "An analog silicon retina with multi-chip configuration," International Joint Conference on Neural Networks 2003 Conference Proceedings, pp.387-392, Oregon, the United States, July, (2003).
- [IS-C-15] T. Morie, T. Nakano, J. Umezawa, and A. Iwata, "Gabor-Type Filtering Using Transient States of Cellular Neural Networks," Intelligent Automation and Soft Computing, Vol. 10, No. 2, pp. 95-104, (2004).
- [IS-C-16] K. Korekado, T. Morie, O. Nomura, H. Ando, T. Nakano, M. Matsugu, and A. Iwata, "A VLSI Convolutional Neural Network for Image Recognition Using Merged/Mixed Analog-Digital Architecture," Int. J. Fuzzy and Intelligent Systems, in press, (2004).
- [IS-C-17] T. Morie, J. Umezawa, and A. Iwata, "Gabor-Type Filtering Using Transient States of Cellular Neural Networks," Intelligent Automation and Soft Computing, Vol. 10, No. 2, pp. 95-104, (2004).
- [IS-C-18] M. Shiozaki, T. Mukai, M. Ono, M. Sasaki and A. Iwata, "A 2Gbps and 7-multiplexing CDMA Serial Receiver Chip for Highly Flexible Robot Control System," 2004 Symposium on VLSI Circuits, Digest of Technical Papers, pp.194-197,Honolulu, Hawaii, June 17-19, (2004).
- [IS-C-19] T. Morie, J. Umezawa, and A. Iwata, "A Pixel-Parallel Image Processor for Gabor Filtering Based on Merged Analog Digital Architecture," 2004 Symposium on VLSI Circuits, Digest of Technical papers, pp. 212-213, Honolulu, Hawaii, June 18, (2004).
- [IS-C-20] T. Morie, T. Nakano, J. Umezawa, and A. Iwata, "Gabor Filtering Using Cellular Neural Networks and its Application to Face/Object Recognition," World Automation Congress, #IFMIP075, Seville, Spain, June 28 - July 1, (2004).
- [IS-C-21] K. Sasaki, T. Morie, and A. Iwata, "A Spiking Neural Network with Negative Thresholding and Its Application to Associative Memory," 2004 IEEE Int. Midwest Symposium on Circuits and Systems (MWSCAS2004), pp. III-89 – III92, Hiroshima, July 25-28, (2004).
- [IS-C-22] O. Nomura, T. Morie, K. Korekado, M. Matsugu, and A. Iwata, "A Convolutional Neural Network VLSI Architecture Using Thresholding and Weight Decomposition," Int. Conf. on Knowledge-Based Intelligent Information and Engineering Systems (KES'2004), Wellington, New Zealand, Sept. 22-24, (2004).
- [IS-C-23] T. Yoshida, T. Mashimo, M. Akagi, A. Iwata, M. Yoshida and K. Uematsu, "A Low Noise Amplifier using Chopper Stabilization for a Neural Sensor LSI," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials (Tokyo), pp.148-149, (2004).
- [IS-C-24] A. Iwata, M. Sasaki, T. Kikkawa, S. Kameda, H. Ando, K. Kimoto, D. Arizono and H. Sunami, "A 3D-Integration Scheme Utilizing Wireless Interconnections for Implementing Hyper Brains," IEEE 2005 International Solid-State Circuits Conference Digest of Technical Papers, TP14.4, pp. 262-263, San Francisco, Feb 6-10, (2005).
- [IS-C-25] M. Nagata, M. Fukazawa, N. Hamanishi, M. Shiochi, T. Iida, J. Watanabe, Y. Murasaka and A. Iwata, "Substrate Integrity Beyond 1GHz," IEEE 2005 International Solid-State Circuits Conference Digest of Technical Papers, TP14.6, pp. 266-267, San Francisco, Feb 6-10, (2005).
- [IS-C-26] T. Yoshida, M. Akagi, M. Sasaki and A. Iwata, "A 1V Supply Successive Approximation ADC with Rail-to-Rail Input Voltage Range," Proceedings of 2005 IEEE International Symposium on Circuits and Systems (ISCAS2005), pp.192-195, Kobe, May 24, (2005).
- [IS-C-27] T. Yoshida, Y. Masui, T. Mashimo, M. Sasaki and A. Iwata, "A 1V Supply 50nV/ $\sqrt{\text{Hz}}$  Noise PSD CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization," IEEE 2005 SYMPOSIUM ON VLSI CIRCUITS, Kyoto, June 16, (2005).

- [IS-C-28] K. Korekado, T. Morie, O. Noura, T. Nakano, M. Matsugu and A. Iwata, "An Image Filtering Processor for Face/Object Recognition Using Merged/Mixed Analog-Digital Architecture," IEEE 2005 SYMPOSIUM ON VLSI CIRCUITS, Kyoto, June 17, (2005).
- [IS-C-29] D. Kosaka, M. Nagata, Y. Hiraoka, I. Imanishi, M. Maeda, Y. Murasaka and A. Iwata, "Isolation Strategy against Substrate Coupling in CMOS Mixed-Signal/RF Circuits," IEEE 2005 SYMPOSIUM ON VLSI CIRCUITS, Kyoto, June 17, (2005).
- [IS-C-30] M. Sasaki and A. Iwata, "A 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip Interconnect with Asynchronous Communication Scheme," IEEE 2005 SYMPOSIUM ON VLSI CIRCUITS, Kyoto, June 17, (2005).
- [IS-C-31] M. Hori, M. Ueda and A. Iwata, "A stochastic computing chip for measurement of Manhattan distance," Extended Abstracts of the 2005 International Conference on Solid State Devices and Materials, Kobe, pp. 316-317, (2005).
- [IS-C-32] K. Sasaki, S. Kameda and A. Iwata, "Stereo Matching Algorithm Using a Weighted Average of Costs Aggregated by Various Window Sizes," 7th Asian Conference on Computer Vision, Proceedings PartII, pp. 771-780, Jan. 13-16, 2006, Hyderabad in India.
- [IS-C-33] M. Sasaki, M. Shiozaki, A. Mori, A. Iwata, and H. Ikeda, "17GHz Fine Grid Clock Distribution with Uniform-Amplitude Standing-Wave Oscillator," IEEE 2006 Symposium on VLSI Circuits Digest of Technical Papers, pp. 124-125, June 15-17, 2006, Honolulu.
- [IS-C-34] Y. Masui, T. Yoshida, M. Sasaki and A. Iwata, "A 0.6V Supply CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization," Solid State Devices and Materials, September 14 2006, YOKOHAMA.
- [IS-C-35] T. Yoshida, N. Ishida, M. Sasaki and A. Iwata, "Low-Voltage, Low-Phase-Noise Ring-VCO using 1/f-noise Reduction Techniques," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, pp.376-377, September 14 2006, YOKOHAMA.
- [IS-C-36] M. Sasaki, M. Shiozaki, A. Mori, A. Iwata, H.Ikeda, "12GHz Low-Area-Overhead Standing-Wave Clock Distribution with Inductively-Loaded and Coupled Technique," IEEE 2007 International Solid-State Circuits Conference Digest of Technical Papers, pp.180-181, Feb. 2007, San Francisco.
- [IS-C-37] T. Sato, A. Inoue, T. Shiota, T. Inoue, Y. Kawabe, T. Hashimoto, T. Imamura, Y. Murasaka, M. Nagata, and A. Iwata, "On-Die Supply-Voltage Noise Sensor with Real-Time Sampling Mode for Low-Power Processor Application ,," ISSCC Digest of Technical Papers, pp.290-291, Feb. 2007, San Francisco.

著書（岩田グループ）

- [IS-B-1] 岩田穆著, 「VLSI 工学—基礎・設計編一」, (社) 電子情報通信学会編, (株) コロナ社, 2006 年 1 月.

## 論文リスト（マタウシュ, 小出グループ）

- [MK-1] H. J. Mattausch, T. Gyohten, Y. Soda and T. Koide, "Compact Associative-Memory Architecture with Fully Parallel Search Capability for the Minimum Hamming Distance," IEEE Journal of Solid-State Circuits, Vol. 37, pp. 218-227, (2002.2).
- [MK-2] S. Nakaya, T. Koide, S.Wakabayashi, "A VLSI floorplanning method based on an adaptive genetic algorithm," The Transactions of Information Processing of Society Japan, Vol.43, No.5, pp.1361-1371, (2002.5) (in Japanese).
- [MK-3] S. Yamasaki, S. Nakaya, S. Wakabayashi, and T. Koide, "A Performance-Driven Floorplanning Method with Interconnect Performance Estimation," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E85-A, No. 12, pp. 2775-2784, December, (2002.12).
- [MK-4] S. Wakabayashi, S. Koizumi, T. Koide, N. Imura, K. Fujiwara, "A RISC Processor DLX-GA with Instruction Set Suitable for High-Speed Execution of a Genetic Algorithm," The Transactions of Information Processing of Society Japan, Vol. 44, No. 2, pp. 340-343, (2003.2). (in Japanese)
- [MK-5] T. Sasaki, T. Inoue, N. Omori, T. Hironaka, H.J. Mattausch, and T. Koide, "Chip Size and Performance Evaluations of Shared Cache for On-chip Multiprocessors," IEICE Trans. on Information & Systems Part 1, vol. J87-D-I, pp. 350-363 (2004.3) (in Japanese).
- [MK-6] S. Fukae, T. Inoue, H.J. Mattausch, T. Koide, and T. Hironaka, "Distributed against centralized crossbar function for realizing bank-based multiport memories," IEE Electronics Letters 40, pp. 101-103, (2004.1).
- [MK-7] K. Johguchi, Z. Zhu, T. Hirakawa, T. Koide, T. Hironaka, and H.J. Mattausch, "Distributed-crossbar architecture for area-efficient combined data/instruction caches with multiple ports ,," IEE Electronics Letters 40, pp. 160-162, (2004.2).
- [MK-8] T. Morimoto, Y. Harada, T. Koide, and H.J. Mattausch, "Efficient Video-Picture Segmentation Algorithm for Cell Network-Based Digital CMOS Implementation," IEICE Trans. on Information & Systems, Vol. E87-D, pp. 500-503, (2004.2).
- [MK-9] T. Kumaki, K. Iwai, and T. Kurokawa, "A flexible multi-port content addressable memory," IEICE Transactions on Information & Systems, Vol. J87-D-I, No. 1, pp. 12-21, Jan., (2004.1) (in Japanese).

- [MK-10] H. Noda, K. Inoue, M. Kuroiwa, F. Igaue, K. Yamamoto, H.J. Mattausch, T. Koide, A. Amo, A. Hachisuka, S. Soeda, F. Morishita, K. Dosaka, K. Arimoto, and T. Yoshihara, "A Cost-Efficient High-Performance Dynamic TCAM with Pipelined Hierarchical Searching and Shift Redundancy Architecture," IEEE Journal of Solid-State Circuits, Vol. 40, pp. 245-253, (2005.1).
- [MK-11] H. Noda, K. Inoue, H.J. Mattausch, T. Koide, K. Dosaka, K. Arimoto, K. Fujishima, K. Anami, and T. Yoshihara, "Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh," IEICE Trans. on Electronics, Vol. E88-C, pp. 622-629, (2005.4).
- [MK-12] K. Inoue, H. Noda, K. Arimoto, H.J. Mattausch, and T. Koide, "A CAM-based signature-matching co-processor with application-driven power-reduction features," IEICE Trans. on Electronics, Vol. E88-C, Journal 1332-1342 (2005.6).
- [MK-13] T. Sasaki, T. Inoue, N. Omori, T. Hironaka, H.J. Mattausch, and T. Koide, "Chip Size and Performance Evaluations of Shared Cache for On-chip Multiprocessors," Systems & Computers in Japan No.36(9), 1-13 (2005.8).
- [MK-14] T. Morimoto, Y. Harada, T. Koide, H.J. Mattausch, "Pixel-Parallel Digital-CMOS Implementation of Image-Segmentation by Region Growing," IEE Proc. Circuits, Devices & Systems 152, pp. 579-589 (2005.12).
- [MK-15] T. Inoue, T. Hironaka, T. Sasaki, S. Fukae, T. Koide, and H.J. Mattausch, "Evaluation of Bank based Multi-port Memory Architecture with Blocking Network," Wiley, Systems & Computers in Japan, Vol. 37, No. 2, pp. 22-33, (2006.2).
- [MK-16] T. Morimoto, H. Adachi, O. Kiriyama, T. Koide, and H.J. Mattausch, "Boundary-Active-Only Adaptive Power-Reduction Scheme for Region-Growing Video Segmentation," IEICE Trans. on Information & Systems, Vol. E89-D, pp. 1299-1302 (2006.3).
- [MK-17] K. Tanigawa, T. Hironaka, M. Maeda, T. Sueyoshi, K. Aoyama, T. Koide and H.J. Mattausch, "Performance Evaluation of Superscalar Processor with Multi-Bank Register File and an Implementation Result," WSEAS Transactions on Computer, Issue 9, Vol. 5, 1993-2000, (2006.9).
- [MK-18] T. Kumaki, K. Iwai, and T. Kurokawa, "A flexible multiport content-addressable memory", Systems and computers in Japan, Vol. 37, No. 11, pp. 57-67, (2006.10).
- [MK-19] H. Noda, K. Dosaka, H.J. Mattausch, T. Koide, F. Morishita, and K. Arimoto, "A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC," IEICE Trans. on Electronics, vol. E89-C, 1612-1619 (2006.11).
- [MK-20] T. Kumaki, Y. Kuroda, M. Ishizaki, T. Koide, H.J. Mattausch, H. Noda, K. Dosaka, K. Arimoto, and K. Saito, "Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer," IEICE Trans. on Information & Systems, Vol. E90-D, pp. 334-345 (2007.1).
- [MK-21] T. Kumaki, Y. Kono, M. Ishizaki, T. Koide, and H.J. Mattausch, "Scalable FPGA/ASIC Implementation Architecture for Parallel Table-lookup Coding Using Multi-ported Content Addressable Memory," IEICE Trans. on Information & Systems, Vol. E90-D, pp. 346-354 (2007.1).
- [MK-22] K. Johguchi, Y. Mukuda, K. Aoyama, H.J. Mattausch, and T. Koide, "A 2-stage-pipelined 16 Port SRAM with 590 Gbps Random Access Bandwidth and Large Noise Margin," IEICE Electronics Express, Vol. 4, No. 2, pp. 21-25, (2007.1).
- [MK-23] M.A. Abedin, Y. Tanaka, A. Ahmadi, T. Koide, and H.J. Mattausch, "Mixed Digital-Analog Associative Memory Enabling Fully-Parallel Nearest Euclidean Distance Search," Jpn. J. Appl. Phys., Vol. 46, No. 4B, in press (2007.4).
- [MK-24] M.A. Abedin, Y. Tanaka, A. Ahmadi, S. Sakakibara, T. Koide, and H.J. Mattausch, "Realization of K-Nearest-Matches Search Capability in Fully-Parallel Associative Memories," IEICE Trans. on Fundamentals, Vol. E90-A, in press (2007.5).

## 国際会議リスト (マタウシュ, 小出グループ)

- [MK-C-1] H.J. Mattausch, N. Omori, S. Fukae, T. Koide and T. Gyohten, "Fully-Parallel Pattern-Matching Engine with Dynamic Adaptability to Hamming or Manhattan Distance," 2002 Symposium on VLSI Circuits Digest of Technical Papers, pp. 252-255, (2002.6).
- [MK-C-2] T. Koide, T. Morimoto, Y. Harada, H.J. Mattausch, "Digital Gray-Scale/Color Image-Segmentation Architecture for Cell-Network-Based Real-Time Applications," Proceedings of the 2002 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC2002), pp. 670-673, (2002.7).
- [MK-C-3] T. Morimoto, Y. Harada, T. Koide and H.J. Mattausch, "Real-Time Segmentation Architecture of Gray-Scale/Color Motion Pictures and Digital Test-Chip Implementation," Proceedings of the 2002 IEEE Asia-Pacific Conference on ASICs (AP-ASIC2002), pp. 237-240, (2002.8).
- [MK-C-4] T. Morimoto, Y. Harada, T. Koide and H.J. Mattausch, "Low-Complexity, Highly-Parallel Color Motion-Picture Segmentation Architecture for Compact Digital CMOS Implementation," Extended Abstracts of the 2002 International Conference on Solid State Devices and Materials (SSDM2002), pp. 242-243, (2002.9).

- [MK-C-5] Y. Yano, T. Koide and H.J. Mattausch, "Fully Parallel Nearest Manhattan-Distance-Search Memory with Large Reference-Pattern Number," Extended Abstracts of the 2002 International Conference on Solid State Devices and Materials (SSDM2002), pp. 254-255, (2002.9).
- [MK-C-6] T. Koide, H.J. Mattausch, Y. Yano, T. Gyohten and Y. Soda, "A Nearest-Hamming-Distance Search Memory with Fully Parallel Mixed Digital-Analog Match Circuitry," Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2003), pp. 591-592, Special Feature Award, University Design Contest, (2003.1).
- [MK-C-7] T. Koide, Y. Yano, H. J. Mattausch, "An Associative Memory for Real-Time Applications Requiring Fully Parallel Nearest Manhattan-Distance-Search," 11th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI2003), pp. 200-205, (2003.4).
- [MK-C-8] . Fukae, N. Omori, T. Koide, H.J. Mattausch, T. Inoue and T. Hironaka, "Optimized Bank-Based Multi-Port Memories through a Hierarchical Multi-Bank Structure," 11th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI'2003), pp. 323-330, (2003.4).
- [MK-C-9] Z. Zhu, K. Johguchi, H.J. Mattausch, T. Koide, T. Hirakawa and T. Hironaka, "High Access Bandwidth Multi-Port-Cache Design with Compact Hierarchical 1-Port-Bank Structure," 11th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI2003), pp. 394-400, (2003.4).
- [MK-C-10] Z. Zhu, K. Johguchi, H.J. Mattausch, T. Koide, T. Hirakawa and T. Hironaka, "A High-Speed and Low Power Hierarchical Multi-Port Cache," Proceedings of COOL Chips VI, p. 76, (2003.4).
- [MK-C-11] H. Noda, K. Inoue, H.J. Mattausch, T. Koide and K. Arimoto, "A Cost-Efficient Dynamic Ternary CAM in 130nm CMOS Technology with Planar Complementary Capacitors and TSR Architecture," 2003 Symposium on VLSI Circuits Digest of Technical Papers, pp. 83-84, (2003.6).
- [MK-C-12] Y. Harada, T. Morimoto, T. Koide, H.J. Mattausch, "CMOS Test Chip for a High-Speed Digital Image-Segmentation Architecture with Pixel-Parallel Processing," Proceedings of the 2003 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC2003), pp. 284-287, (2003.7).
- [MK-C-13] Z. Zhu, K. Johguchi, H.J. Mattausch, T. Koide, T. Hirakawa and T. Hironaka, "A Novel Hierarchical Multi-Port Cache," Proceedings of the 29th European Solid-State Circuits Conference (ESSCIRC2003), pp. 405-408, Estoril, Portugal, Sept. pp. 16-18, (2003.9).
- [MK-C-14] T. Morimoto, Y. Harada, T. Koide and H.J. Mattausch, "Low-Power Real-Time Region-Growing Image-Segmentation in  $0.35\mu\text{m}$  CMOS due to Subdivided-Image and Boundary-Active-Only Architectures," Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials (SSDM2003), pp. 146-147, (2003.9).
- [MK-C-15] S. Fukae, N. Omori, T. Koide, H.J. Mattausch, and T. Hironaka, "A Hierarchical 512-Kbit SRAM with 8 Read/Write Ports in 130nm CMOS," Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials (SSDM2003), pp.150-151, (2003.9).
- [MK-C-16] K. Johguchi, Z. Zhu, T. Hirakawa, T. Koide, T. Hironaka, and H.J. Mattausch, "Combined Data/Instruction Cache with Bank-Based Multi-Port Architecture," Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials (SSDM2003), pp. 152-153, (2003.9).
- [MK-C-17] T. Sueyoshi, H. Uchida, Y. Mitani, K. Hiramatsu, H.J. Mattausch, T. Koide, and T. Hironaka, "Bank-Type Multiport Register File for Highly-Parallel Processors," Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials (SSDM2003), pp. 400-401, (2003.9).
- [MK-C-18] T. Morimoto, Y. Harada T. Koide, and H.J. Mattausch, "350nm CMOS Test-Chip for Architecture Verification of Real-Time QVGA Color-Video Segmentation at the 90nm Technology Node," Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2004), pp. 531-532, (2004.1).
- [MK-C-19] Y. Yano, T. Koide, and H.J. Mattausch, "Associative Memory with Fully Parallel Nearest-Manhattan-Distance Search for Low-Power Real-Time Single-Chip Applications", Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2004), pp. 543-544, (2004.1).
- [MK-C-20] T. Sueyoshi, H. Uchida, Y. Mitani, T. Hironaka, H.J. Mattausch, T. Koide, and T. Hironaka, "Compact 12-Port Multi-Bank Register File Test-Chip in  $0.35\mu\text{m}$  CMOS for Highly Parallel Processors," Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2004), pp. 551-552, (2004.1).
- [MK-C-21] H. Noda, K. Inoue, M. Kuroiwa, A. Amo, A. Hachisuka, H.J. Mattausch, T. Koide, S. Soeda, K. Dosaka, and K. Arimoto, "A 143MHz, 1.1W, 4.5Mb Dynamic TCAM with Hierarchical Searching and Shift Redundancy Architecture," IEEE International Solid-State Circuits Conference Digest of Tech. Papers (ISSCC2004), pp. 208-209, (2004.2).
- [MK-C-22] T. Inoue, T. Hironaka, T. Sasaki, S. Fukae, T. Koide, H.J. Mattausch, "Proposition and Evaluation of a Bank Based Multi-Port Memory with Blocking Network," Proceedings of the 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC2004), 6C2L-3, (2004.7).
- [MK-C-23] K. Kamimura, K. M. Rahman, H.J. Mattausch, and T. Koide, "Optimized Multi-Stage Minimum-Distance-Search Circuit with Feedback-Stabilization for Fully-Parallel Associative Memories," Proceedings of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004) Vol. I, pp. 161-164, (2004.7).
- [MK-C-24] K. Takemura, T. Koide, H.J. Mattausch, and T. Tsuji, "Analog-Circuit-Component Optimization with Genetic Algorithm," Proceedings of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004) Vol. I, pp. 489-492, (2004.7).

- [MK-C-25] H. Kubota, S. Wakabayashi and T. Koide "A Hierarchical Placement Method for Standard Cell Layout Based on Wire Length Driven Clustering," Proceedings of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004) Vol. I, pp. 423-426, (2004.7).
- [MK-C-26] Y. Shirakawa, H.J. Mattausch, and T. Koide, "Reference-Pattern Learning and Optimization from an Input-Pattern Stream for Associative-Memory-Based Pattern-Recognition Systems," Proceedings of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004) Vol. I, pp. 561-564, (2004.7).
- [MK-C-27] Z. Zhu, K. Johguchi, H.J. Mattausch, T. Koide, and T. Hironaka, "Low Power Bank-based Multi-port SRAM Design due to Bank Standby Mode," Proceedings of the 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004) Vol. I, pp. 569-572, (2004.7).
- [MK-C-28] O. Kiriyama, T. Morimoto, H. Adachi, Y. Harada, T. Koide and H.J. Mattausch, "Low-Power Design for Real-Time Image Segmentation LSI and Compact Digital CMOS Implementation," Proceedings of the 2004 IEEE Asia Pacific Conference on ASICs (AP-ASIC2004), pp. 432-433, (2004.8).
- [MK-C-29] T. Morimoto, O. Kiriyama, H. Adachi, T. Koide and H.J. Mattausch, "Digital Low-Power Real-Time Video Segmentation by Region Growing," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials (SSDM2004), pp. 138-139, (2004.9).
- [MK-C-30] T. Koide, Y. Yano and H.J. Mattausch, "Bank-Type Associative Memory for High-Speed Nearest Manhattan Distance Search in Large Reference-Pattern Space," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials (SSDM2004), pp. 360-361, (2004.9).
- [MK-C-31] Y. Shirakawa, M. Mizokami, T. Koide and H.J. Mattausch, "Automatic Pattern-Learning Architecture Based on Associative Memory and Short/Long Term Storage Concept," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials (SSDM2004), pp. 362-363, (2004.9).
- [MK-C-32] H. Adachi, T. Morimoto, O. Kiriyama, Z. Zhu, T. Koide and H.J. Mattausch, "Real-Time Segmentation of Large-Scale Images by Pipeline Processing with Small-Size Cell Network," 12th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI2004), pp. 95-102, (2004.9).
- [MK-C-33] T. Fujii, K. Kobayashi, T. Koide, H.J. Mattausch and T. Hironaka, "Highly Efficient Switch Architecture Based on Banked Memory with Multiple Ports," 12th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI2004), pp. 491-498, (2004.10).
- [MK-C-34] A. Ahmadi, H.J. Mattausch, T. Koide, "A Numerical Approach for Snake Models and Implementation with an FPGA Architecture," Proceedings of the 15th Annual Workshop on Circuits, Systems and Signal Processing (ProRISC2004), pp. 1-6, (2004.11).
- [MK-C-35] T. Morimoto, O. Kiriyama, H. Adachi, Z. Zhu, T. Koide, and H.J. Mattausch, "A Low-Power Video Segmentation LSI with Boundary-Active-Only Architecture," Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2005), D13-D14, Best Design Award, (2005.1).
- [MK-C-36] T. Morimoto, O. Kiriyama, Y. Harada, H. Adachi, T. Koide, and H.J. Mattausch, "Object Tracking in Video Pictures based on Image Segmentation and Pattern Matching," Proc. of the 2005 IEEE Int. Symposium on Circuits and Systems (ISCAS2005), Kobe 2005, pp. 3215-3218, May, (2005.5).
- [MK-C-37] T. Saito, M. Maeda, T. Hironaka, K. Tanigawa, T. Sueyoshi, K. Aoyama, T. Koide, and H.J. Mattausch, "Design of Superscalar Processor with Multi-Bank Register File," Proc. of the 2005 IEEE Int. Symposium on Circuits and Systems (ISCAS2005), Kobe 2005, pp. 3507-3510, May, (2005.5).
- [MK-C-38] T. Kumaki, Y. Kuroda, T. Koide, H.J. Mattausch, H. Noda, K. Dosaka, K. Arimoto, and K. Saito, "CAM-based VLSI Architecture for Huffman Coding with Real-time Optimization of the Code Word Table," Proc. of the 2005 IEEE Int. Symposium on Circuits and Systems (ISCAS2005), Kobe 2005, pp. 5202-5205, May, (2005.5).
- [MK-C-39] A. Ahmadi, H.J. Mattausch, and T. Koide, "A Parallel Hardware Design for Snake Models with an FPGA Architecture," International Workshop on Nonlinear Signal and Image Processing (NSIP2005), pp. 146-150, May, (2005.5).
- [MK-C-40] T. Kumaki, Y. Kuroda, T. Koide, H.J. Mattausch, H. Noda, K. Dosaka, K. Arimoto, and K. Saito, "Multi-Port CAM based VLSI Architecture for Huffman Coding with Real-time Optimized Code Word Table," Proceedings of the 48th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2005), pp. 55-58, Aug, (2005.8).
- [MK-C-41] A. Ahmadi, Y. Shirakawa, M.A. Abedin, K. Kamimura, H.J. Mattausch, and T. Koide, "An LSI hardware design for online character recognition using associative memory," Proceedings of the 48th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2005), pp. 464-467, Aug, (2005.8).
- [MK-C-42] A. Ahmadi, M.A. Abedin, H.J. Mattausch, and T. Koide, "A Parallel Hardware Design for Parametric Active Contour Models," Proceedings of the IEEE International Conference on Advanced Video and Signal based Surveillance (AVSS2005), pp. 609-613, Sep, (2005.9).
- [MK-C-43] H. Adachi, T. Morimoto, K. Yamaoka, T. Koide, and H.J. Mattausch, "Image-Scan Architecture for Efficient FPGA/ASIC Implementation of Video-Segmentation by Region Growing," Proceedings of the International SoC Design Conference (ISOCC2005), pp. 301-304, Nov, (2005.11).
- [MK-C-44] Y. Kuroda, T. Kumaki, T. Koide, H.J. Mattausch, H. Noda, K. Dosaka, K. Arimoto, and K. Saito, "Highly Parallel Huffman Encoding by Exploiting Multiple-Matches in Content Addressable Memory," Proceedings of the International SoC Design Conference (ISOCC2005), pp. 313-316, Nov, (2005.11).

- [MK-C-45] K. Yamaoka, T. Morimoto, H. Adachi, T. Koide, and H.J. Mattausch, "Image Segmentation and Pattern Matching Based FPGA/ASIC Implementation Architecture of Real-Time Object Tracking," Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2006), pp. 176-181 (2006.1).
- [MK-C-46] K. Yamaoka, T. Morimoto, H. Adachi, K. Awane, T. Koide, and H.J. Mattausch, "Multi-Object Tracking VLSI Architecture using Image-Scan based Region Growing and Feature Matching," Proc. of the 2006 IEEE Int. Symposium on Circuits and Systems (ISCAS2006), pp. 5575-5578 (2006.5).
- [MK-C-47] M.A. Abedin, K. Kamimura, A. Ahmadi, T. Koide, and H.J. Mattausch, "Minimum Euclidean Distance Associative Memory Architecture with Fully-Parallel Search Capability," 13th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI2006), pp. 350-354, (2006.4).
- [MK-C-48] A. Ahmadi, M.A. Ritonga, M.A. Abedin, H.J. Mattausch, and T. Koide, "A Learning OCR System Using Short/Long-term Memory Approach and Hardware Implementation in FPGA," Proceedings of the 2006 IEEE Congress on Evolutionary Computation (WCCI2006), pp. 2702-2708, (2006.7).
- [MK-C-49] K. Tanigawa, T. Hironaka, M. Maeda, T. Sueyoshi, K. Aoyama, T. Koide and H.J. Mattausch, "Performance Evaluation of Superscalar Processor with Multi-Bank Register File Using SPEC2000," Proceedings of the 10th WSEAS International Conference on COMPUTERS, pp. 1062-1067, (2006.7).
- [MK-C-50] M.A. Abedin, Y. Tanaka, A. Ahmadi, T. Koide and H.J. Mattausch, "Nearest-Euclidean-Distance Search Associative Memory with Fully Parallel Mixed Digital-Analog Match Circuitry," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials (SSDM2006), pp. 282-283, (2006.9).
- [MK-C-51] T. Morimoto, H. Adachi, K. Yamaoka, K. Awane, T. Koide and H.J. Mattausch, "Image-Scan Video Segmentation Architecture and FPGA Implementation," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials (SSDM2006), pp. 590-591, (2006.9).
- [MK-C-52] K. Johguchi, K. Aoyama, T. Sueyoshi, H.J. Mattausch, T. Koide, M. Maeda, T. Hironaka, and K. Tanigawa, "Multi-Bank Register File for Increased Performance of Highly-Parallel Processors," Proceedings of the 32nd European Solid-State Circuits Conference (ESSCIRC2006), Montreux, Switzerland, September 18-22, pp. 154-157, (2006.9).
- [MK-C-53] M. Ishizaki, T. Kumaki, Y. Kouno, T. Koide, H.J. Mattausch, Y. Kuroda, T. Gyoten, H. Noda, K. Dosaka, K. Arimoto and K. Saito, "Huffman Encoding Architecture with Self-Optimizing Performance and Multiple CAM-Match Utilization," Proc. of the IEEE TENCON (TENCON2006), No. CA2.3, (2006.11).
- [MK-C-54] Y. Mukuda, K. Aoyama, K. Johguchi, H.J. Mattausch, T. Koide, M. Maeda, T. Hironaka, and K. Tanigawa, "Access Queues for Multi-Bank Register Files Enabling Enhanced Performance of Highly Parallel Processors," Proc. of the IEEE TENCON (TENCON2006), No. CA2.4 (2006.11).
- [MK-C-55] T. Morimoto, H. Adachi, K. Yamaoka, K. Awane, T. Koide and H.J. Mattausch, "An FPGA-Based Region-Growing Video Segmentation System with Boundary-Scan-Only LSI Architecture," Proc. of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS2006), pp. 946-949, (2006.12).
- [MK-C-56] K. Johguchi, Z. Zhu, H.J. Mattausch, T. Koide, T. Hironaka, and K. Tanigawa, "Unified Data/Instruction Cache with Hierarchical Multi-Port Architecture and Hidden Precharge Pipeline," Proc. of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS2006), pp. 1299-1302 (2006.12).
- [MK-C-57] M.A. Abedin, Y. Tanaka, A. Ahmadi, T. Koide and H.J. Mattausch, "Fully Parallel Associative Memory Architecture with Mixed Digital-Analog Match Circuit for Nearest Euclidean Distance Search," Proc. of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS2006), pp. 1311-1314, (2006.12).
- [MK-C-58] T. Kumaki, Y. Kouno, M. Ishizaki, T. Koide, H.J. Mattausch, "Application of Multi-ported CAM for Parallel Coding," Proc. of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS2006), pp. 1681-1684, (2006.12).
- [MK-C-59] A. Ahmadi, H.J. Mattausch, M.A. Abedin, T. Koide, Y. Shirakawa, and M.A. Ritonga, "Developing a Reliable Learning Model for Cognitive Classification Tasks Using an Associative Memory," Proceedings of the 2007 IEEE Symposium on Computational Intelligence in Image and Signal Processing (CIISP2007), in press (2007.4).
- [MK-C-60] T. Kumaki, T. Koide, H.J. Mattausch, Y. Kuroda, H. Noda, K. Dosaka, K. Arimoto, and K. Saito "Efficient Vertical/Horizontal-Space 1D-DCT Processing Based on Massive-Parallel Matrix-Processing Engine," Proc. of the 2007 IEEE Int. Symposium on Circuits and Systems (ISCAS2007), in press (2007.5).

## 論文リスト (三浦グループ)

- [ME-1] T. Okagaki, M. Tanaka, H. Ueno, and M. Miura-Mattausch, "Importance of ballistic carriers for the dynamic response in sub-100nm MOSFETs," IEEE Electron Device Letters, Vol. 23, No. 3, pp. 154-156, (2002).
- [ME-2] H. J. Mattausch, M. Suetake, D. Kitamaru, M. Miura-Mattausch, S. Kumashiro, N. Shigyo, S. Odanaka, and N. Nakayama, "Simple nondestructive extraction of the vertical channel-impurity profile of small-size metal-oxide semiconductor field-effect transistors," Appl. Phys. Letters, Vol. 80, No. 16, pp. 2994-2996, (2002).

- [ME-3] H. Ueno, M. Tanaka, K. Morikawa, T. Takahashi, M. Miura-Mattausch, and Y. Ohmura, "Origin of transconductance oscillations in silicon-on-insulator metal-oxide-semiconductor field-effect transistors with an ultrathin 6-nm-thick active Si layer," *J. Appl. Phys.*, Vol. 91, No. 8, pp. 5360-5364, (2002).
- [ME-4] H. Ueno, M. Tanaka, K. Morikawa, T. Takahashi, M. Miura-Mattausch, and Y. Ohmura, "Evidence of mesoscopic carrier transport in SOI-MOSFETs with ultra-thin active Si-layer," *Physica B*, Vol. 314, pp. 367-371, (2002).
- [ME-5] M. Miura-Mattausch, H. Ueno, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Circuit simulation models for coming MOSFET generations," *IEICE Trans. Fund. Electron.*, Vol. E85-A, No. 4, pp. 740-748, (2002).
- [ME-6] K. Morikawa, H. Ueno, D. Kitamaru, M. Tanaka, T. Okagaki, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Quantum effect in sub-0.1 $\mu$ m MOSFET with pocket technologies and its relevance for the on-current condition," *Jpn. J. Appl. Phys.*, Vol. 41, No. 4B, pp. 2359-2362, (2002).
- [ME-7] 三浦道子、上野弘明, "デバイスモデルと回路シミュレーション (Device model and its applications for circuit simulation)," *応用物理 基礎講座第 71 卷*, pp. 726-730, (2002).
- [ME-8] 三浦道子、上野弘明, "高速デバイスを用い過渡解析に要求される輸送記述 (Carrier transport description required for transient analysis of RF-Devices)," *STARCS シンポジウム 講演予稿集*, pp. 39-48, (2002).
- [ME-9] H. Ueno, D. Kitamaru, K. Morikawa, M. Tanaka, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Impurity-profile-based threshold-voltage model of pocket implanted MOSFETs for circuit simulation," *IEEE Transactions on Electron Devices*, Vol. 49, No. 10, pp. 1783-1789, (2002).
- [ME-10] S. Matsumoto, K. Hisamitsu, M. Tanaka, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, S. Odanaka, and N. Nakayama, "Validity of mobility universality for scaled metal-oxide semiconductor field-effect transistors down to 100nm gate length," *J. Appl. Phys.*, Vol. 92, No. 9, pp. 5228-5232, (2002).
- [ME-11] M. Tanaka, H. Ueno, O. Matsushima, and M. Miura-Mattausch, "High-electric-field electron transport at silicon/ silicon-dioxide interface inversion layer," *Jpn. J. Appl. Phys.*, Vol. 42, No. 3B, pp. L280-282, (2003).
- [ME-12] D. Navarro, H. Kawano, K. Hisamitsu, T. Yamaoka, M. Tanaka, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Circuit-simulation model of Cgd changes in small-size MOSFETs due to high channel-field gradients," *IEICE Transactions on Electronics*, Vol. E86-C, No. 3, pp. 474-480, (2003). (invited)
- [ME-13] N. Nakayama, H. Ueno, T. Inoue, T. Isa, M. Tanaka, and M. Miura-Mattausch, "A self-consistent non-quasi static MOSFET model for circuit simulation based on transient carrier response," *Jpn. J. Appl. Phys.*, Vol. 42, No. 4B, pp. 2132-2136, (2003).
- [ME-14] M. Miura-Mattausch, H. Ueno, H. J. Mattausch, K. Morikawa, S. Itoh, A. Kobayashi, and H. Masuda, "100nm-MOSFET model for circuit simulation: challenges and solutions," *IEICE Transactions on Electronics*, Vol. E86C, No. 6, pp. 1009-1021, (2003). (invited)
- [ME-15] S. Ito, K. Morikawa, A. Kobayashi, H. Masuda, S. Fujimoto, T. Mizoguchi, H. Ueno, and M. Miura-Mattausch, "Parameter extraction of HiSIM 1.1/ HiSIM 1.2," *DA シンポジウム 2003 論文集*, Vol. 2003, No.11, pp. 247-252, (2003).
- [ME-16] K. Konno, O. Matsushima, D. Navarro, and M. Miura-Mattausch, "Limit of validity of the drift-diffusion approximation for simulation of photodiode characteristics," *Appl. Phys. Letters*, Vol. 84, No. 8, pp. 1398-1400, (2004).
- [ME-17] N. Nakayama, D. Navarro, M. Tanaka, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, M. Taguchi, T. Kage, and S. Miyamoto, "Non-quasi-static model for MOSFET based on carrier-transit delay," *IEE Electronics Letters*, Vol. 40, No. 4, pp. 276-278, (2004).
- [ME-18] O. Matsushima, K. Konno, M. Tanaka, K. Hara, and Miura-Mattausch, "Carrier transport in highly generated carrier concentration," *Semiconductor science and technology*, Vol. 19, No. 4, pp. 185-187, (2004).
- [ME-19] D. Kitamaru, Y. Uetsuji, N. Sadachika, and M. Miura-Mattausch, "Complete surface-potential-based fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect transistor model for circuit simulation," *Jpn. J. Appl. Phys.*, Vol. 43, No. 4B, pp. 2166-2169, (2004).
- [ME-20] K. Konno, O. Matsushima, D. Navarro, and M. Miura-Mattausch, "High frequency response of p-i-n photodiodes analyzed by an analytical model in Fourier space," *Journal of Applied Physics*, Vol. 96, No. 7, (2004).
- [ME-21] M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "MOSFET model HiSIM based on surface-potential description for enabling accurate RF-CMOS design," *Journal of Semiconductor Technology and Science*, Vol. 4, No. 3, pp. 133-140, (2004).
- [ME-22] S. Matsumoto, H. Ueno, S. Hosokawa, T. Kitamura, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, T. Yamaguchi, K. Yamashita, N. Nakayama, "1/f-noise characteristics in 100nm-MOSFETs and its modeling for circuit simulation," *IEICE Transactions on Electronics*, Vol. E88-C, No. 2, pp. 247-254, (2005).
- [ME-23] K. Konno, O. Matsushima, K. Hara, G. Suzuki, D. Navarro and M. Miura-Mattausch, "Carrier transport

- model for lateral p-i-n photodiode in high-frequency operation," J. J. Appl. Phys., Vol. 44, No. 4B, pp. 2584-2585, (2005).
- [ME-24] D. Navarro, T. Mizoguchi, M. Suetake, K. Hisamitsu, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "A compact model of the pinch-off region of 100nm MOSFETs based on the surface-potential," IEICE Transactions on Electronics, Vol. E88-C, No. 5, pp.1079-1086, (2005).
- [ME-25] S. Hosokawa, D. Navarro, M. Miura-Mattausch, and H. J. Mattausch, "Gate-length and drain-voltage dependence of thermal drain noise in advanced metal-oxide-semiconductor-field effect transistors," Appl. Phys. Letters 87, (2005).
- [ME-26] D. Navarro, Y. Takeda, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S. Miyamoto, "On the validity of Conventional MOSFET Nonlinearity Characterization at RF Switching," IEEE Microwave And Wireless Components Letters, vol. 16, NO. 3, pp.125-127, (2006).
- [ME-27] M. Miura-Mattausch, N. Sadachika, D. Navarro, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S. Miyamoto, "HiSIM2: Advanced MOSFET Model Valid for RF Circuit Simulation," IEEE Transactions On Electron Devices, Vol. 53, No. 9, pp.1994-2007, (2006). (invited)
- [ME-28] N. Sadachika, D. Kitamaru, Y. Uetsuji, D. Navarro, M. M. Yusoff, T. Ezaki, H. J. Mattausch, M. Miura-Mattausch, "Completely Surface-Potential-Based Compact Model of the Fully Depleted SOI-MOSFET Including Short-Channel Effects," IEEE Transactions On Electron Devices, Vol. 53, No. 9, pp.2017-2024, (2006).
- [ME-29] D. Navarro, Y. Takeda, M. Miyake, N. Nakayama, K. Machida, T. Ezaki, H. J. Mattausch, M. Miura-Mattausch, "A carrier-Times-Delay-Based Nonquasi-Static MOSFET Model for Circuit Simulation and Its Application Harmonic Distortion Analysis," IEEE Transactions On Electron Devices, Vol. 53, No. 9, pp.2025-2034, (2006).
- [ME-30] H. J. Mattausch, M. Miyake, T. Yoshida, S. Hazama, D. Navarro, N. Sadachika, T. Ezaki, M. Miura-Mattausch, "HiSIM2 CIRCUIT SIMULATION," IEEE Circuits & Devices Magazine, Vol. 22, No. 5, pp.29-38, (2006). (invited)

## 国際会議リスト（三浦グループ）

- [ME-C-1] M. Miura-Mattausch, "The 100nm-MOSFET model HiSIM and its extension to RF applications," Int. Sym. Quality Electronic Design, (2002). (invited)
- [ME-C-2] M. Miura Mattausch, H. Ueno, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "HiSIM: self-consistent surface-potential MOS-Model valid down to sub-100nm technologies," Proc. Modeling and Simulation of Microsystems, pp. 678-681, (2002). (invited)
- [ME-C-3] H. Kawano, M. Nishizawa, S. Matsumoto, S. Mitani, M. Tanaka, N. Nakayama, H. Ueno, M. Miura-Mattausch, and H. J. Mattausch, "A practical small-signal equivalent circuit model for RF-MOSFETs valid up to the cut-off frequency," IEEE Int. Microwave Sym. Digest, pp. 2121-2124, (2002).
- [ME-C-4] S. Jinbou, H. Ueno, H. Kawano, K. Morikawa, N. Nakayama, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of non-quasistatic contribution to small-signal response for deep sub-um MOSFET technologies," Ext. Abs. Int. Conf. Solid-State Devices and Materials, pp. 26-27, (2002).
- [ME-C-5] N. Nakayama, H. Ueno, T. Isa, M. Tanaka, and M. Miura-Mattausch, "A self-consistent non-quasi static MOSFET model for circuit simulation based on transient carrier response," Ext. Abs. Int. Conf. Solid-State Devices and Materials, pp. 408-409, (2002).
- [ME-C-6] D. Navarro, K. Hisamitsu, T. Yamaoka, M. Tanaka, H. Kawano, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Circuit-simulation model of gate drain-capacitance changes in small-size MOSFETs due to high channel-field gradient," Proc. Int. Conf. Simulation Semicon. Processes & Devices, pp. 51-54, (2002).
- [ME-C-7] H. Ueno, S. Jinbou, H. Kawano, K. Morikawa, N. Nakayama, M. Miura-Mattausch, and H. J. Mattausch, "Drift-diffusion-based modeling of the non-quasistatic small-signal response for RF-MOSFET applications," Proc. Int. Conf. Simulation Semicon. Processes & Devices, pp. 71-74, (2002).
- [ME-C-8] M. Miura-Mattausch, "HiSIM: MOSFET-model for circuit simulation with self-consistent surface potential," Fabless-Semiconductor-Association Meeting, (2002). (invited)
- [ME-C-9] M. Miura Mattausch, H. Ueno, M. Tanaka, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "HiSIM: A MOSFET model for circuit simulation connecting circuit performance with technology," Tech. Digest Int. Electron Devices Meeting, pp. 109-112, (2002). (invited)
- [ME-C-10] K. Hisamitusu, H. Ueno, M. Tanaka, D. Kitamaru, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Temperature-Independence-Point Properties for 0.1μm-Scale Pocket-Implant Technologies and the Impact on Circuit Design," Proc. of Asia and South Pacific Design Automation Conference, pp. 179-183, (2003).
- [ME-C-11] M. Miura-Mattausch, D. Navarro, H. Ueno, S. Jinbou, H. J. Mattausch, K. Morikawa, S. Itoh, A. Kobayashi, and H. Masuda, "HiSIM: Accurate charge modeling important for RF era," Proc. Modeling and Simulation of Microsystems, Vol. 2, pp. 258-261, (2003). (invited)

- [ME-C-12] T. Mizoguchi, H. J. Mattausch, H. Ueno, D. Kitamaru, K. Hisamitsu, M. Miura-Mattausch, S. Itoh, and K. Morikawa, "Extraction of inter-and intra-chip device-parameter variations with a differential-amplifier-stage test circuit," SASIMI 2003 Proceedings (1-8), pp. 76-82, (2003).
- [ME-C-13] O. Matsushima, M. Tanaka, H. Ueno, K. Hara, K. Konno, and M. Miura-Mattausch, "Carrier transport in highly generated carrier concentration," Proc. Int. Conf. Nonequilibrium Carrier Dynamics in Semiconductors, pp. PTu4-8, (2003).
- [ME-C-14] S. Hosokawa, Y. Shiraga, H. Ueno, M. Miura Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, M. Taguchi, H. Masuda, and S. Miyamoto, "Origin of enhanced thermal noise for 100nm-MOSFETs," Ext. Abs. Int. Conf. Solid-State Devices and Materials, pp. 20-21, (2003).
- [ME-C-15] D. Kitamaru, Y. Uetsuji, and M. Miura-Mattausch, "A complete surface-potential-based SOI-MOSFET model for circuit simulation," Ext. Abs. Int. Conf. Solid-State Devices and Materials, pp. 622-623, (2003).
- [ME-C-16] Q. Ngo, D. Navarro, T. Mizoguchi, S. Hosokawa, H. Ueno, M. Miura-Mattausch, and C. Y. Yang, Proc. Modeling and Simulation of Microsystems, "Gate current partitioning in MOSFET models for circuit simulation," Vol. 2, pp. 322-325, (2003).
- [ME-C-17] H. Ueno, S. Matsumoto, S. Hosokawa, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Modeling of 1/f Noise with HiSIM for 100nm CMOS technology," Proc. on the 1st International Workshop on Compact Modeling, pp. 18-23, (2004).
- [ME-C-18] M. Miura-Mattausch, "MOSFET modeling for RF-CMOS design," Proc. Asia and South Pacific Design Automation Conference 2004, 6A-1, pp. 482-490, (2004). (invited)
- [ME-C-19] M. Miura-Mattausch, S. Hosokawa, D. Navarro, S. Matsumoto, H. Ueno, H. J. Mattausch, T. Ohguro, T. Iizuka, T. Taguchi, and S. Miyamoto, "Noise modeling with HiSIM based on self-consistent surface-potential description," Nanotech 2004 Conference Technical Proc., Vol. 2, pp. 66-69, (2004). (invited)
- [ME-C-20] M. Miura-Mattausch, S. Matsumoto, K. Mizoguchi, D. Miyawaki, H. J. Mattausch, S. Itoh, and K. Morikawa, "Test circuits for extracting sub-100nm MOSFET technology variations with the MOSFET model HiSIM," Proc. IEEE 2004 Int. Conference on Microelectronic Test Structures, Vol. 17, No. 9. 1, pp. 267-272, (2004). (invited)
- [ME-C-21] M. Miura-Mattausch, D. Navarro, Y. Takeda, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Miyamoto, "MOSFET modeling for RF-circuit era," Proc. of the 11th Int. Conference on Mixed Design of Integrated Circuits and Systems 2004, pp. 62-66, (2004). (invited)
- [ME-C-22] N. Sadachika, Y. Uetsuji, D. Kitamaru, H. J. Mattausch, M. Miura-Mattausch, L. Weiss, U. Feldmann, and S. Baba, "Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f Noise analysis," Proc. Int. Conf. Simulation Semiconductor Processes & Devices (Munich), pp. 255-258, (2004).
- [ME-C-23] D. Navarro, N. Nakayama, K. Machida, Y. Takeda, S. Chiba, H. Ueno, H. J. Mattausch, M. Miura-Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, and S. Miyamoto, "Modeling for carrier transport dynamics at GHz Frequencies for RF circuit-simulation," Proc. Int. Conf. Simulation Semiconductor Processes & Devices (Munich), pp. 259-262, (2004).
- [ME-C-24] M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "MOSFET modeling for RF-circuit simulation," Proc. of the 2004 Int. Conference on Solid-State and Integrated Circuit Technology (Beijing), pp. 1188-1122, (2004). (invited)
- [ME-C-25] K. Konno, O. Matsushima, K. Hara, G. Suzuki, D. Navarro, and M. Miura-Mattausch, "Carrier transport model for lateral p-i-n photodiodes at high-frequency operation," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials, Tokyo, pp. 946-947, (2004).
- [ME-C-26] K. Hara, O. Matsushima, G. Suzuki, D. Navarro, K. Konno, Y. Isobe, and M. Miura-Mattausch, "Shot noise measurement in p-i-n diode and its analysis," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials, Tokyo, pp. 438-439, (2004).
- [ME-C-27] M. Murakawa, M. Miura-Mattausch, T. Higuchi, "Towards automatic parameter extraction for surface potential based MOSFET models with the genetic algorithm," Asia and South Pacific Design Automation Conference 2005, pp. 204-207, (2005).
- [ME-C-28] M. Murakawa, M. Miura-Mattausch, S. Mimura, T. Higuchi, "Genetic algorithm for reliable parameter extraction of complete surface-potential-based models," The 2nd International Workshop on Compact modeling, pp. 7-12, (2005).
- [ME-C-29] D. Navarro, N. Nakayama, K. Machida, Y. Takeda, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, and S. Miyamoto, "A carrier transit time delay-based non-quasi-static MOSFET model for RF circuit simulation," The 2nd International Workshop on Compact modeling, pp. 23-27, (2005).
- [ME-C-30] N. Sadachika, M. Md Yusoff, Y. Uetsuji, M. H. Bhuyan, D. Kitamaru, H. J. Mattausch, M. Miura-Mattausch, L. Weiss, U. Feldmann, S. Baba, "The surface-potential-based model HiSIM-SOI and its application to 1/fnoise in fully-depleted SOI-MOSFET," Modeling and Simulation of Microsystems 05, pp. 155-158, (2005).
- [ME-C-31] M. Miura-Mattausch, N. Sadachika, M. Murakawa, S. Mimura, T. Higuchi, K. Itoh, R. Inagaki, and Y. Iguchi, "RF-MOSFET model-parameter Extraction with HiSIM," Modeling and Simulation of Microsystems 05, pp.69-74, (2005). (invited)

- [ME-C-32] Josef Watts (editor), Colin McAndrew (presentor), Christian Enz, Carlos Galup-Montoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko Miura-Mattausch, Rafael Rios, Chih-Tang Sah, "Advanced compact models for MOSFETs," Modeling and Simulation of Microsystems 05, pp. 3-12, (2005). (invited)
- [ME-C-33] T. Ezaki, D. Navarro, Y. Takeda, N. Sadachika, G. Suzuki, M. Miura-Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S. Miyamoto, "Non-quasi-static analysis with HiSIM, a complete surface-potential-based MOSFET model," MIXDES 2005, pp. 923-928, (2005). (invited)
- [ME-C-34] M. Miura-Mattausch, "MOSFET modeling beyond 100nm technology: Challenges and perspectives," SISPAD 2005, pp.1-6, (2005). (plenary)
- [ME-C-35] G. Suzuki, K. Konno, D. Navarro, N. Sadachika, Y. Mizukane, O. Matsushima and M. Miura-Mattausch, "Time-domain-based modeling of carrier transport in lateral p-i-n photodiode," SISPAD 2005, (2005).
- [ME-C-36] Y. Takeda, D. Navarro, S. Chiba, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "MOSFET harmonic distortion analysis up to the non-quasi-static frequency regime," IEEE 2005 Custom Integrated Circuits Conference, pp. 827-830, (2005).
- [ME-C-37] Josef Watts (editor), Colin McAndrew (presentor), Christian Enz, Carlos Galup-Montoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko Miura-Mattausch, Rafael Rios, Chih-Tang Sah, "Advanced compact models for MOSFETs," Modeling and Simulation of Microsystems 05, pp. 3-12, (2005).
- [ME-C-38] M. Miura-Mattausch, D. Navarro, N. Sadachika, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, K. Machida, R. Inagaki, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, and S. Miyamoto, "HiSIM2: Advanced MOSFET Model for RF-Circuit Simulation," The 3rd International Workshop Compact Modeling, pp.73-76, (2006).
- [ME-C-39] K. Machida, D. Navarro, M. Miyake, R. Inagaki, N. Sadachika, T. Ezaki, H. J. Mattausch, and M. Miura-Mattausch, "Efficient Non-Quasi-Static MOSFET Model for both Time-Domain and Frequency-Domain Analysis," SiRF2006, pp.57-62, (2006).
- [ME-C-40] T. Ezaki, D. Navarro, N. Sadachika, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, Y. Mizukane, K. Machida, R. Inagaki, H. J. Mattausch, M. Miura-Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, N. Kumashiro, S. Miyamoto, "MOSFET Model HiSIM2 for RF-Circuit Simulation," The 19th Workshop o Circuits and Systems in Karuizawa, pp.57-62, (2006). (invited)
- [ME-C-41] M. Miura-Mattausch, D. Navarro, N. Sadachika, G. Suzuki, Y. Takeda, M. Miyake, T. Warabino, K. Machida, T. Ezaki, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, R. Inagaki, S. Miyamoto, "Adavanced Compact MOSFET Model HiSIM2 Based on Surface Potentials with Minimum Number of Approximation," NSTI-Nanotech 2006, pp.638-643, (2006). (invited)
- [ME-C-42] T. Warabino, M. Miyake, D. Navarro, Y. Takeda, G. Suzuki, T. Ezaki, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S. Miyamoto, "Analysis and Compact Modeling of MOSFET High-Frequency Noise," SISPAD 2006, pp.158-161, (2006).
- [ME-C-43] H. Oka, R. Tanabe, N. Sadachika, A. Yumisaki, M. Miura-Mattausch, "Suppressed short-channel effect of DG-MOSFET and its modeling," SSDM, pp.1040-1041, (2006).
- [ME-C-44] M. Miyake, N. Sadachika, D. Navarro, Y. Mizukane, T. Ezaki, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S. Miyamoto, "Surface-Potential-Based MOS-Varactor Model for RF Applications," SSDM, pp.1044-1045, (2006).
- [ME-C-45] N. Sadachika, D. Kitamaru, Y. Uetsuji, D. Navarro, M. Mohd. Yusoff, T.Ezaki, H. J. Mattausch, M. Miura-Mattausch, S. Baba, "HiSIM-SOI: Complete Surface-Potential-Based Fully-Depleted SOI-MOSFET Model for Circuit Simulation," Proceedings of the 2006 China-Ireland International Coference on Information and Communications Technologies, pp.449, (2006).
- [ME-C-46] T. Ezaki, T. Warabino, M. Miyake, N. Sadachika, D. Navarro, H. J. Mattausch, M. Miura-Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, S. Kumashiro, S.Miyamoto, "Noise Modeling Based on Self-Consistent Surface-Potential Description for Advaced MOSFETs aiming at RF Applications," ICSICT-2006, pp.1264-1267, (2006). (invited)
- [ME-C-47] T. Ezaki, G. Suzuki, K. Konno, O. Matsushima, Y. Mizukane, D. Navarro, M. Miyake, N. Sadachika, H. J. Mattausch, M. Miura-Mattausch, "Physics-Based Photodiode Model Enabling Consistent Opto-Electronic Circuit Simulation," International Electron Device Meeting 2006, pp.187-190, (2006).
- [ME-C-48] H. J. Mattausch, N. Sadachika, M. Miyake, D. Navarro, T. Warabino, K. Matsumoto, T. Ezaki, M. Miura-Mattausch, T. Yoshida, R. Inagaki, Y. Furui, S. Hazama, T. Ohguro, T. Iizuka, M. Taguchi, S. Miyamoto, "HiSIM231: Toward Solving the Speed versus Accuracy Crisis in Circuit Simulation," The 4th International Workshop on Compact Modeling, pp.93-96, (2007).
- [ME-C-49] R. Inagaki, N. Sadachika, D. Navarro, Q. Ngo, C. Y. Yang, M. Miura-Mattausch, Y. Inoue, "A Substrate-Current Model for Advanced MOSFET Technologies Implemented into HiSIM2," The 4th International Workshop on Compact Modeling, pp.89-92, (2007).

---

## 論文リスト（角南グループ）

- [Su-1] T. Furukawa, H. Yamashita, and H. Sunami, "A Proposal of Corrugated-Channel Transistor (CCT) with Vertically-Formed Channels for Area-Conscious Applications," *Jpn. J. Appl. Phys.*, Vol. 42, Part 1, No. 4B, pp. 2067-2072, April 2003.
- [Su-2] A. Takase, T. Kidera, and H. Sunami, "Field-Shield Trench Isolation with Self-Aligned Field Oxide," *Jpn. J. Appl. Phys.*, Vol. 42, Part 1, No. 4B, pp. 2100-2105, April 2003.
- [Su-3] 角南英夫, 「ULSI の将来展望と高分子材料への期待」, 高分子, 第 52 卷, 8 月号, pp. 546-550, 2003.
- [Su-4] Q. D. M. Khosru, S. Yokoyama, A. Nakajima, K. Shibahara, T. Kikkawa, H. Sunami, and T. Yoshino, "Organic Contamination Dependence of Process-Induced Interface Trap Generation in Ultrathin Oxide Metal Oxide Semiconductor Transistors," *Jpn. J. Appl. Phys.*, Vol 42, Part 2, No. 12A, pp. L1429-L1432, 1 December 2003.
- [Su-5] H. Sunami, T. Furukawa, and T. Masuda, "A Three-Dimensional MOS Transistor Formation Technique with Crystallographic Orientation-Dependent TMAH Etchant," *SENSORS and ACTUATORS A: PHYSICAL*, A111, pp. 310-316, 2004.
- [Su-6] A. Katakami, K. Kobayashi, and H. Sunami, "A High-Aspect Ratio Silicon Gate Formation Technique for Beam-Channel MOS Transistor with Impurity-Enhanced Oxidation," *Jpn. J. Appl. Phys.*, Vol. 43, No. 4B, pp. 2145-2150, April 2004.
- [Su-7] K. Kobayashi, T. Eto, K. Okuyama, K. Shibahara, and H. Sunami, "Application of Arsenic Plasma Doping in Three-Dimensional MOS Transistors and the Doping Profile Evaluation," *Jpn. J. Appl. Phys.*, Vol. 44, No. 4B, pp. 2273-2278, April 2005.
- [Su-8] H. Sunami S. Matsumura, K. Yoshikawa, and K. Okuyama, "High-aspect-ratio structure formation techniques for three-dimensional metal-oxide-semiconductor transistors," *Microelectronic Engineering*, Vol. 83, pp. 1740-1744, March 2006 .
- [Su-9] T. Tabei, K. Maeda, S. Yokoyama, and H. Sunami, "Fabrication of Spin-Coated Optical Waveguides for Optically Interconnected LSI and Influence of Fabrication Process on Underlying Metal-Oxide-Semiconductor Capacitors," *Jpn. J. Appl. Phys.*, Vol. 45, No. 4B, pp. 3498-3503, 2006.
- [Su-10] Shunpei Matsumura, Atsushi Sugimura, Kiyoshi Okuyama, and Hideo Sunami, "Anomalous Whisker Generation in Ni-Silicided Source and Drain for Three-Dimensional Beam-Channel MOS Transistor on SOI Substrate," to be published in Proc. ADMETA, 2007.
- [Su-11] K. Okuyama, K. Yoshikawa, and H. Sunami, "Control of Subthreshold-Characteristics of Narrow- channel SOI nMOS Transistor Utilized Additional Side Gate Electrodes," to be published in *Jpn. J. Appl. Phys.*, Vol. 46, 2007.

## 国際会議リスト（角南グループ）

- [Su-C-1] H. Sunami, T. Furukawa, and T. Masuda, "Orientation-Dependent Anisotropic TMAH Etchant Applied to 3-D Silicon Nanostructure Formation," *Proc. Pacific Rim Workshop on Transducers and Micro/nano Technologies*, pp. 367-372, Xiamen, July 22-24, 2002.
- [Su-C-2] T. Furukawa, H. Yamashita, and H. Sunami, "Corrugated-Channel Transistor (CCT) for Area-Conscious Applications," *Extended Abstracts of International Symp. on Solid State Devices and Materials*, Abs. No. A-3-2, pp. 139-140, Nagoya, Sept. 17-19, 2002.
- [Su-C-3] A. Takase, T. Kidera, and H. Sunami, "Field-Shield Trench Isolation with Self-Aligned Field Oxide," *Extended Abstracts of International Symp. on Solid State Devices and Materials*, Abs. No. A-7-4, pp. 694-695, Nagoya, Sept. 17-19, 2002.
- [Su-C-4] A. Katakami, K. Kobayashi, and H. Sunami, "High-Aspect Ratio gate Formation of Beam-Channel MOS Transistor with Impurity-Enhanced oxidation of Silicon Gate," *Extended Abstracts of International Symp. on Solid State Devices and Materials*, Abs. No. D-5-2, pp. 282-283, Tokyo, Sept. 16-18, 2003.
- [Su-C-5] K. Kobayashi, T. Eto, K. Okuyama, K. Shibahara, and H. Sunami, "An Impurity-Enhanced Oxidation Assisted Doping Profile Evaluation for Three-Dimensional and Vertical-Channel Transistors," *Extended Abstracts of International Symp. on Solid State Devices and Materials*, Abs. No. B-6-3, pp. 208-209, Tokyo, Sept. 15-17, 2004.
- [Su-C-6] M. Kawai, K. Endo, T. Tabei, and H. Sunami, "An Experimental Analysis of 1.55- $\mu\text{m}$  Infrared Light Propagation in Integrated SOI Structure," *Extended Abstracts of International Symp. on Solid State Devices and Materials*, Abs. No. P7-1, pp. 556-557, Tokyo, Sept. 15-17, 2004.
- [Su-C-7] H. Sunami, K. Kobayashi, and S. Matsumura, "Integrated Power Transistor Application of Three-Dimensional Sidewall-Channel MOS Transistor (invited)," *Proc. the 7th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT 2004)*, Abs. No. A7.3, pp. 336-339, Beijin, China, Oct. 18-21, 2004.

- [Su-C-8] H. Sunami, "Recent Activities for Nano-device and Process Technology Development in the 21st COE: Nanoelectronics for Terabit Information Processing," Tech. Dig. 2004 International Symposium on Nano Science and Technology, pp. 3-8, Tainan, Taiwan, Nov. 20-21, 2004.
- [Su-C-9] T. Tabei, K. Maeda, S. Yokoyama, and H. Sunami, "Fabrication of spin-coat optical waveguides for optically interconnected LSI and influence of fabrication process on lower layer MOS capacitors," Extended Abstracts of International Symp. on Solid State Devices and Materials, Abs. No. E-4-4, pp. 332-333, Tokyo, Sept. 13-15, 2005.
- [Su-C-10] H. Sunami and K. Okuyama, "High-Aspect-Ratio Structure Formation Techniques for Three-Dimensional Metal-Oxide-Semiconductor Transistors," Abstract of 31st International Conference on Micro- and Nano-Engineering, No. 11B\_03, Sept. 19-22, Vienna, Austria, 2005.
- [Su-C-11] K. Okuyamam, K. Yoshikawa, and H. Sunami, "Characterization of Subthreshold Behavior of Narrow-Channel SOI nMOSFET with Additional Side-Gate Electrodes," Extended Abstracts of International Symp. on Solid State Devices and Materials, pp. 506-507, Tokyo, Sept. 13-15, 2006.
- [Su-C-12] Kei Kobayashi, Kiyoshi Okuyama, and Hideo Sunami, "Plasma-Doping Induced Damages Associated with Source/Drain Formation in Beam-Channel MOS Transistor on 1- $\mu$ m Thick SOI Substrate," Abstract of 32nd International Conference on Micro- and Nano-Engineering, pp. 493-494, Sept. 17-20, Barcelona, Spain, 2006.
- [Su-C-13] S. Matsumura, A. Sugimura, K. Okuyama, and H. Sunami, "Anomalous Whisker Generation in Ni-Silicided Source and Drain for Three-Dimensional Beam-Channel MOS Transistor on SOI Substrate," Abstract of Advanced Metallization Conference, pp. 90-91, Sept. 25-27, Tokyo, 2006.
- [Su-C-14] K. Okuyama, K. Yoshikawa, and H. Sunami "Proposal of 3-Dimensional Independent Triple-Gate MOS Transistors with Dynamic Current Control," 14th International Symposium on VLSI Technology, Systems, and Applications (2007 VLSI-TSA).

### 著書（角南グループ）

- [Su-B-1] 角南英夫（分担執筆）, 「第1章：ULSIの将来展望と高分子材料への期待」、マイクロエレクトロニクスにおける高分子材料（（社）高分子学会編）、（社）エヌ・ティー・エス, pp. 3-36, 2004年7月2日。
- [Su-B-2] 角南英夫著, 「VLSI工学－製造プロセス編－」（社）電子情報通信学会編、（株）コロナ社、2006年8月。

### 論文リスト（芝原グループ）

- [Sh-1] K. Shibahara, "Ultra-Shallow Junction Formation with Antimony Implantation," IEICE Trans. Electron., Vol. E.85-C, No.5, pp. 1091-1097, (2002). (Invited)
- [Sh-2] D. Notsu, N. Ikechi, Y. Aoki, N. Kawakami, and K. Shibahara, "Fabrication of 100 nm Width Fine Active-Region Using LOCOS Isolation," IEICE Trans. Electron., Vol. E.85-C, No.5, pp. 1119-1123, (2002).
- [Sh-3] K. Shibahara, D. Onimatsu, Y. Ishikawa, T. Oda, and T. Kikkawa, "Copper Drift in Low Dielectric Constant Insulator Films Caused by O<sub>2</sub><sup>+</sup> Primary Ion Beam," Appl. Surf. Sci., Vol. 203-204, pp. 387-390, (2002).
- [Sh-4] K. Imai, S. Shishiguchi, K. Shibahara and S. Yokoyama, "Phosphorus-Assisted Low-Energy Arsenic Implantation Technology for N-Channel Metal-Oxide-Semiconductor Field-Effect Transistor Source/Drain Formation Process," Jpn. J. Appl. Phys., Vol. 42, No. 5A, pp. 2654-2659, (2003).
- [Sh-5] S. Nakamura, M. Itano, H. Aoyama, K. Shibahara1, S. Yokoyama and M. Hirose, "Comparative Studies of Perfluorocarbon Alternative Gas Plasmas for Contact Hole Etch," Jpn. J. Appl. Phys., Vol. 42, No. 9A, pp. 5759-5764, (2003).
- [Sh-6] T. Eto and K. Shibahara, "Accuracy of SIMS Depth Profiling for Sub-keV As<sup>+</sup> Implantation," Jpn. J. Appl. Phys. Part 1., Vol. 44, No. 4B, pp. 2433-2436, (2005).
- [Sh-7] 松野明, 榆孝, 芝原健太郎, "超LSI対応レーザー不純物活性化技術", レーザー研究, 第33巻7号 2005年7月, pp.457-461.
- [Sh-8] E. Takii, T. Eto, K. Kurobe, and K. Shibahara, "Ultra Shallow Junction Formation by Green-Laser Annealing with Light Absorber," Jpn. J. Appl. Phys. Part 2. Lett., Vol. 44, No. 24, pp. L756-L759, (2005).
- [Sh-9] K. Sano, M. Hino, N. Ooishi, and K. Shibahara, "Workfunction Tuning Using Various Impurities for Fully Silicided NiSi," Jpn. J. Appl. Phys. Part 1., Vol. 44, No. 6A, pp. 3774-3777, (2005).
- [Sh-10] A. Matsuno, E. Takii, T. Eto, K. Kurobe, and K. Shibahara, "Merits and Demerits of Light Absorbers for Ultra Shallow Junction Formation by Green Laser Annealing," Nucl. Instr. and Meth. B, Vol. 237, pp. 136-141, (2005).
- [Sh-11] T. Tanaka, S. Watanabe, K. Shibahara, S. Yokoyama, and T. Takagi, "Plasma-Based Ion Implantation Sterilization Technique and Ion energy Estimation," J. Vac. Sci. Technol., Vol. A23, No. 4, pp. 1018-1021, (2005).

- [Sh-12] K. Kurobe, Y. Ishikawa and K. Shibahara, "Sheet Resistance Reduction and Crystallinity Improvement inultrashallow n+/p Junctions by Heat-Assisted Excimer Laser Annealing," Jpn. J. Appl. Phys., Vol. 44, No. 12, pp. 8391-8395, (2005).
- [Sh-13] K. Shibahara, T. Eto, and K. Kurobe, "Merits of Heat-assist for Melt Laser Annealing," IEEE Trans. Electron Devices, Vol. 53, No. 5, pp. 1059-1064, (2006).
- [Sh-14] A. Matsuno and K. Shibahara, "Effects of Pulse Duration on the Formation of Ultra Shallow Junction Formed by an Excimer Laser Anneal Method," Jpn. J. Appl. Phys., Vol. 45, No. 11A, pp. 8537-8541, (2006).

## 国際会議リスト（芝原グループ）

- [Sh-C-1] T. Amada, N. Maeda, and K. Shibahara, "Degradation in a Molybdenum-Gate MOS Structure Caused by N<sup>+</sup> Ion Implantation for Work Function Control," Mat. Res. Soc. Symp. Proc. Vol. 716, pp. 299-314, San Francisco, Apr. 1-5, (2002).
- [Sh-C-2] A. Matsuno, K. Kagawa and Y. Niwatsukino, T. Nire, and K. Shibahara, "Pulse Duration Effects on Laser Anneal Shallow Junction," Proc. of the 2nd Int. Semiconductor Tech. Conf. (ISTC2002) , Vol.2002-17, pp. 148-156, (2002).
- [Sh-C-3] N. Maeda, D. Onimatsu, Y. Ishikawa and K. Shibahara, " Gate-Extension Overlap Control by Sb Tilt Implantation," Proc. of the 2nd Int. Semiconductor Tech. Conf. (ISTC2002), Vol.2002-17, pp. 165-171, (2002).
- [Sh-C-4] K. Kagawa, Y. Niwatsukino, M. Matsuno, and K. Shibahara, "Influence of pulse duration on KrF excimer laser annealing process for ultra shallow junction formation," Int. Workshop on Junction Tech. (IWJT'02), pp. 31-34, Tokyo, Dec. 2-3, (2002).
- [Sh-C-5] K. Kurobe, Y. Ishikawa, K. Kagawa, Y. Niwatsukino, A. Matusno, and K. Shibahara, "Formation of Low-resistive Ultra-shallow n<sup>+</sup>/p Junction by Heat-assisted Excimer Laser Annealing," Int. Workshop on Junction Tech. (IWJT'02), pp. 35-36, Tokyo, Dec. 2-3, (2002).
- [Sh-C-6] K. Kurobe, Y. Ishikawa, K. Kagawa, Y. Niwatsukino, A. Matusno, and K. Shibahara, "Defect density reduction and sheet resistance improvement by multi-pulse KrF-excimer-laser annealing," Extend. Abst. Fabrication, Characterization, and Modeling of Ultra-Shallow Doping Profiles in Semiconductors (USJ 2003), pp. 98-103, (2003).
- [Sh-C-7] K. Imai, S. Maruyama, T. Suzuki, T. Kudo, S. Miyake, M. Ikeda, T. Abe, S. Masuda, A. Tanabe, J.-W. Lee, K. Shibahara, S. Yokoyama and H. Ooka, " 60-nm Gate Length SOI CMOS Technology Optimized for System-on-a SOI-Chip Solution," Proc. of the 203rd Meeting of Electrochemical Society, Silicon-on-insulator Technology and Devices XI, Vol. PV2003-5, pp. 149-158, Paris, Apr. 27-May 2 (2003). (Invited)
- [Sh-C-8] M. Hino, T. Amada, N. Maeda, and K. Shibahara, "Influence of Nitrogen Profile on Metal Workfunction in Mo/SiO<sub>2</sub>/Si MOS Structure," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'03), pp. 494-495, Tokyo, Sep. 16-18, (2003).
- [Sh-C-9] M. Murakawa, K. Shibahara, Y. Oda, T. Higuchi, and K. Nishi, " Ultra-shallow Boron Profile Fitting Compensating for Surface Contamination by Utilizing Genetic Algorithms," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'03), pp. 504-505, Tokyo, Sep. 16-18, (2003).
- [Sh-C-10] K. Shibahara, K. Kurobe, Y. Ishikawa, K. Kagawa, Y. Niwatsukino, and A. Matsuno, "KrF Excimer Laser Annealing For Ultra Shallow Junction Formation: Approach For Irradiation Energy Density Reduction," Ext. Abst. 11th Int. Conf. on Adv. Thermal Processing of Semiconductors (RTP 2003), pp. 13-16, Charleston, Sep. 23-26, (2003). (Invited)
- [Sh-C-11] M. Shibahara, S. Kotake, T. Inoue, A. Matsuno, K. Kagawa and K. Shibahara, "Molecular Dynamics Simulation On Excimer Laser Annealing Process For Ultra Shallow Junction Formation," The 1st Int. Symp. on Micro & Nano Technology, pp. VIII-1-02-1-VIII-1-02-5, Honolulu, Mar. 14-17, (2004).
- [Sh-C-12] T. Eto, and K. Shibahara, "Precise Depth Profiling of Sub-keV Implanted Arsenic," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'04), pp. 532-533, Tokyo, Sep. 15-17, (2004).
- [Sh-C-13] K. Sano, M. Hino, N. Ooishi, and K. Shibahara, "Workfunction Tuning Using Various Impurities for Fully Silicided NiSi Gate," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'04), pp. 456-457, Tokyo, Sep. 15-17, (2004).
- [Sh-C-14] E. Takii, T. Eto, K. Kurobe, A. Matsuno, and Kentaro Shibahara, "Merits and Demerits of Light Absorber for Ultra Shallow Junction Formation by Green Laser Annealing," Abst. Int. Conf. on Ion Implantation Technology, p. 63, Taipei, Oct. 25-29, (2004).
- [Sh-C-15] K. Shibahara, K. Kurobe and T. Eto, "Sub-20-nm Junction Formation by Heat-Assisted Laser Annealing," Proceedings of 2004 Korea-Japan Joint Workshop on Advanced Semiconductor Processes and Equipments (ASPE 2004), pp. 162-165, Unzen, Nov. 18-20, (2004).
- [Sh-C-16] T. Hosoi, M. Hino, K. Sano, N. Ooishi, and K. Shibahara, "Molybdenum-Gate MOSFET Threshold Voltage Modification Based on Two-Dimensional Nitrogen Distribution Control in Gate Electrode," Abst. Mat. Res. Soc. 2005 spring meeting, pp.191-192, Mar. 28-Apr. 1, (2005).
- [Sh-C-17] K. Shibahara, K. Kurobe, T. Eto, and Y. Ishikawa, "Diffusion-less junction formation by heat-assisted laser annealing," Ext. Abst. Int. Meeting for Future Electron Devices, Kansai, pp. 135-136, Kyoto, Apr 11-13, (2005).

- [Sh-C-18] K. Shibahara, "Benefits of heat-assist for laser annealing," Ext. Abst. of Int. Workshop on Junction Technology (IWJT'05), pp. 53-54, Osaka, Jun 6-7, (2005). (Invited)
- [Sh-C-19] K. Hosawa, K. Matsumoto, and K. Shibahara, "Anomalous Doping Profile in Heavily Doped Ge," Ext. Abst. of Int. Workshop on Junction Technology (IWJT'05), pp. 39-40, Osaka, Jun 6-7, (2005).
- [Sh-C-20] A. Matsuno, and K. Shibahara, "Function of Phase Switch Layer for Ultra Shallow Junction Formation by Green Laser Annealing," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'05), pp.914-915, Kobe, Sep. 13-15, (2005).
- [Sh-C-21] K. Shibahara, A. Matsuno, E. Takii, and T. Eto, "Green Laser Annealing with Light Absorber," 13th IEEE Int. Conf. on Advanced Thermal Processing of Semiconductors - RTP 2005, pp.101-104, Santa Barbara, Oct. 4-7, (2005).
- [Sh-C-22] K. Sano, T. Hosoi, and K. Shibahara, "Importance of Heat-up Ramp Rate for Palladium-Silicide Fully-Silicided-Gate Structure Formation," 13th IEEE Int. Conf. on Advanced Thermal Processing of Semiconductors - RTP 2005, pp. 145-148, Santa Barbara, Oct. 4-7, (2005).
- [Sh-C-23] T. Hosoi, K. Sano, M. Hino, A. Ohta, K. Makihara, H. Kaku, S. Miyazaki, and K. Shibahara, "Characterization of Sb-Doped Fully-Silicided NiSi/SiO<sub>2</sub>/Si MOS Structure," 2005 Int. Semiconductor Device Res. Symp. Proceedings (ISDRS 2005), pp. WP-4-05-1-WP-4-05-2, Bethesda, Dec. 7-9, (2005).
- [Sh-C-24] K. Shibahara, "Metal Gate Technology for 45nm and beyond," Proceedings of 2006 Int. Symp. on VLSI Technology, Systems, and Applications (VLSI-TSA 2006), pp. 105-106, Hsinchu, Apr. 24-26, (2006). (Invited)
- [Sh-C-25] K. Shibahara, A. Matsuno, M Hino, and K. Kurobe, "Mo Gate Deformation Induced by Laser Annealing Process," Proceedings of 2006 Int. Symp.on VLSI Technology, Systems, and Applications (VLSI-TSA 2006), pp. 50-51, Hsinchu, Apr. 24-26, (2006).
- [Sh-C-26] T. Fukunaga, K. Hosawa, T. Hosoi and K. Shibahara, "Xe Preamorphization Implantation for Transient Enhanced Diffusion Suppression of As in Ge Substrate," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'06), pp. 452-453, Yokohama, Sep 13-15, (2006).
- [Sh-C-27] T. Hosoi, K. Sano, K. Hosawa, and Kentaro Shibahara, "Pd<sub>2</sub>Si Fully-Silicided Gate: Kinetics of Silicide Formation and Workfunction Tuning," Ext. Abst. Int. Conf. on Solid State Devices and Materials (SSDM'06), pp. 218-219, Yokohama, Sep 13-15, (2006).

## 論文リスト（中島グループ）

- [Na-1] Q.D.M. Khosru, A. Nakajima, T. Yoshimoto, and S. Yokoyama, "Low thermal-budget ultrathin NH<sub>3</sub>-annealed atomic-layer-deposited Si-nitride/SiO<sub>2</sub> stack gate dielectrics with excellent reliability," □IEEE Electron Device Lett. Vol. 23, No. 4, pp. 179-181, April (2002).
- [Na-2] K. Kawamura, T. Kidera, A. Nakajima, and S. Yokoyama, "Coulomb blockade effects and conduction mechanism in extremely thin polycrystalline-silicon wires," J. Appl. Phys. Vol. 91, No. 8, pp. 5213-5220, April (2002).
- [Na-3] Q.D.M. Khosru, A. Nakajima, T. Yoshimoto, and S. Yokoyama, "Reliable extraction of the energy distribution of Si/SiO<sub>2</sub> interface traps in ultrathin metal-oxide-semiconductor structures," Appl. Phys. Lett. Vol. 80, No. 21, pp. 3952-3954, May (2002).
- [Na-4] Y. Ito, T.i Hatano, A. Nakajima, and S. Yokoyama, "Fabrication of Si single-electron transistors having double SiO<sub>2</sub> barriers," Appl. Phys. Lett. Vol. 80, No. 24, pp. 4617-4619, June (2002).
- [Na-5] A. Nakajima, Y. Ito, and S. Yokoyama, "Conduction mechanism of Si single-electron transistors having an one-dimensional regular array of multiple tunnel junctions ", Appl. Phys. Lett. Vol. 81, No. 4, pp. 733-735, July (2002).
- [Na-6] Q.D.M. Khosru, A. Nakajima, T. Yoshimoto, and S. Yokoyama, "High quality NH<sub>3</sub>-annealed atomic Layer Deposited Si-nitride/SiO<sub>2</sub> Stack Gate Dielectrics for Sub-100nm Technology Generations, " Solid State Electron. Vol. 46, No.10, pp. 1659-1664 Oct. (2002).
- [Na-7] A. Nakajima, Q.D.M. Khosru, T. Yoshimoto, T. Kidera, and S. Yokoyama, " Low temperature formation of highly-reliable silicon-nitride gate dielectrics with suppressed soft-breakdown phenomena for advanced complementary metal-oxide-semiconductor technology, " J. Vac. Sci. & Technol. B Vol. 20, No. 4, pp. 1406-1409, July/August (2002).
- [Na-8] A. Nakajima, T. Kidera, H. Ishii, and S. Yokoyama, "Atomic-layer deposition of ZrO<sub>2</sub> with a Si nitride barrier layer," Appl. Phys. Lett. Vol. 81, No. 15, pp. 2824-2826, Oct. (2002).
- [Na-9] Q.D.M. Khosru, A. Nakajima, T. Yoshimoto, and S. Yokoyama, "Response to " Comment on 'Reliable extraction of the energy distribution of Si/SiO<sub>2</sub> interface traps in ultrathin metal-oxide-semiconductor structures'" [Appl. Phys. Lett. 81, 3681 (2002)]," Appl. Phys. Lett. Vol. 81, No. 19, pp. 3683-3684, Nov. (2002).
- [Na-10] A. Nakajima, Q.D.M. Khosru, T. Yoshimoto, and S. Yokoyama, "Atomic-layer-deposited silicon nitride/SiO<sub>2</sub> stack ---- a highly potential gate dielectrics for advanced CMOS technology," Microelectronics Reliability Vol. 42, pp.1823-1835, Dec. (2002). (Introductory Invited).

- [Na-11] A. Nakajima, Q.D.M. Khosru, T. Kasai, and S. Yokoyama, "Carrier Mobility in p-MOSFET with Atomic-Layer-Deposited Si-Nitride/SiO<sub>2</sub> Stack Gate Dielectrics," IEEE Electron Device Lett. Vol. 24, No. 7, pp. 472-474, July (2003).
- [Na-12] A. Nakajima, Q.D.M. Khosru, T. Yoshimoto, T. Kasai, and S. Yokoyama, "High Quality Atomic-Layer-Deposited Ultrathin Silicon-Nitride Gate Dielectrics with Low Density of Interface and Bulk Traps," Appl. Phys. Lett. Vol. 83, No.2, pp. 335-337, July (2003).
- [Na-13] H. Ishii, A. Nakajima, and S. Yokoyama, "Growth and electrical properties of atomic-layer deposited ZrO<sub>2</sub>/Si-nitride stack gate dielectrics ", J. Appl. Phys. Vol. 95, No. 2, pp.536-542, Jan. (2004).
- [Na-14] T. Kitade and A. Nakajima, "Application of highly doped Si single-electron transistors to an exclusive-NOR operation," Jpn. J. Appl. Phys. Vol. 43, No. 3B, pp. L418-L420, March (2004).
- [Na-15] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, "Modified Direct-Current Current-Voltage Method for Interface Trap Density Extraction in Metal-Oxide-Semiconductor Field-Effect-Transistor with Tunneling Gate Dielectrics at High Temperature," Jpn. J. Appl. Phys. Vol. 44, No. 2A, pp. L60–L62, Jan. (2005).
- [Na-16] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, "An abnormal enhancement of interface trap generation under dynamic oxide field stress at Mega Hz region," Appl. Phys. Lett. Vol. 86, No. 8, 083501 (3 pages), Feb. (2005).
- [Na-17] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, "Interface Trap Generation Induced by Charge Pumping Current under Dynamic Oxide Field Stresses," IEEE Electron Device. Lett. Vol. 26, No.3, pp. 216-218, March (2005).
- [Na-18] T. Kitade, K. Ohkura, and A. Nakajima, "Room-temperature operation of an exclusive-OR circuit using a highly doped Si single-electron transistor," Appl. Phys. Lett. Vol. 86, No. 8, pp. 123-118 (3 pages), March (2005).
- [Na-19] S. Zhu, and A. Nakajima, "Annealing Temperature Dependence on Nickel-Germanium Solid-State Reaction," Jpn. J. Appl. Phys. Vol. 44, No. 24 pp. L753–L755, June (2005).
- [Na-20] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, " Enhancement of BTI Degradation in pMOSFETs under High-Frequency Bipolar Gate Bias," IEEE Electron Device. Lett. Vol. 26, No. 6, pp. 387-389, June (2005).
- [Na-21] A. Nakajima, H. Ishii, and S. Yokoyama, "Carrier Mobility in Metal-Oxide-Semiconductor Field Effect Transistor with Atomic-Layer-Deposited Si-Nitride Gate Dielectrics," Jpn. J. Appl. Phys. Vol. 44, No. 28 pp. L903-L905, July (2005).
- [Na-22] A. Nakajima, T. Ohashi, S. Zhu, S. Yokoyama, S. Michimata, and H. Miyake, "Atomic-Layer-Deposited Si-Nitride/SiO<sub>2</sub> Stack Gate Dielectrics for Future High-Speed DRAM with Enhanced Reliability," IEEE Electron Device. Lett. Vol. 26, No. 8, pp. 538-540, August (2005).
- [Na-23] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, "Pulse Waveform Dependence on Ac Bias Temperature Instability in pMOSFETs," IEEE Electron Device. Lett. Vol. 26, No. 9, pp. 658-660, Sept. (2005).
- [Na-24] S. Zhu, A. Nakajima, T. Ohashi, and H. Miyake, "Interface trap and oxide charge generation under negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with ultrathin plasma-nitrided SiON gate dielectric," J. Appl. Phys. Vol. 98, No. 11, Art. No. 114504 (6 pages) Dec. (2005).
- [Na-25] K. Ohkura, T. Kitade, A. Nakajima, "Periodic Coulomb oscillation in Si single-electron transistor based on multiple islands," J. Appl. Phys. Vol. 98, No. 12, Art. No.124503 (6 pages) Dec. (2005).
- [Na-26] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Influence of bulk bias on negative bias temperature instability of p-channel metal –oxide-semiconductor field-effect transistors with ultrathin SiON gate dielectrics," J. Appl. Phys. Vol. 99, No. 6, Art. No. 064510 (6 pages) March (2006).
- [Na-27] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Mechanism of Dynamic Bias Temperature Instability in P- and N-MOSFETs: the Effect of Pulse Waveform," IEEE Trans. Electron Devices Vol. 53, No. 8, pp. 1805-1814, August (2006).
- [Na-28] Yuichi Yokoyama, Shiyang Zhu, and Anri Nakajima, "Atomic Layer Deposition of HfO<sub>2</sub> using Hf[N(C<sub>2</sub>H<sub>5</sub>)<sub>2</sub>]<sub>4</sub> and H<sub>2</sub>O," Jpn. J. Appl. Phys. Vol. 45, No. 9A, pp. 7091-7093, Sept. (2006).
- [Na-29] Kensaku Ohkura, Tetsuya Kitade, and Anri Nakajima, "Cotunneling current in Si single-electron transistor based on multiple islands," Appl. Phys. Lett. Vol. 89, No.18, Art. No. 183520 (3 pages) Oct. (2006).
- [Na-30] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Improvement of Mobility and Negative Bias Temperature Instability in Metal-Oxide-Semiconductor Field-Effect Transistors with Atomic-Layer-Deposited Si-nitride/SiO<sub>2</sub> Stack Dielectrics," accepted in Jpn. J. Appl. Phys.

## 国際会議リスト（中島グループ）

- [Na-C-1] A. Nakajima and S. Yokoyama, "Atomic-layer-deposition of Si nitride and ZrO<sub>2</sub> for gate dielectrics," Abst. AVS Topical Conference on Atomic Layer Deposition (ALD 2002) (Seoul, August 19-21), pp. 6-6 (2002). (Invited)
- [Na-C-2] Q.D.M. Khosru, A. Nakajima, T. Yoshimoto, and S. Yokoyama, "A novel method for extracting the energy distribution of Si/SiO<sub>2</sub> interface traps in ultrathin oxide MOS structures," presented in the Second IEEE Conference on Nanotechnology (Washington, D.C., August 26-28), (2002).

- [Na-C-3] Q.D.M. Khosru, A. Nakajima, and S. Yokoyama, "Time-dependent breakdown of ultrathin SiO<sub>2</sub> gate dielectrics under static and dynamic stress," Abst. 2nd ECS Int. Semiconductor Technology Conf. (Tokyo, September 11-14), Abstract No.71 (2002).
- [Na-C-4] H. Ishii, T. Kidera, A. Nakajima, and S. Yokoyama, "Atomic-layer deposition of ZrO<sub>2</sub> with a Si nitride barrier layer," Extend. Abst. 2002 Int. Conf. on Solid State Devices and Materials (Nagoya, September 17-19), pp. 452-453 (2002).
- [Na-C-5] Q.D.M. Khosru, A. Nakajima, and S. Yokoyama, "A comparative study of bulk and interface trap generation in ultrathin SiO<sub>2</sub> and atomic-layer-deposited Si-nitride/SiO<sub>2</sub> stack gate dielectrics," Forth Int. Symposium on Control of Semiconductor Interface (ISCSI-IV) (Karuizawa, October 21-25), pp. A6-3-A6-3 (2002).
- [Na-C-6] Q.D.M. Khosru, A. Nakajima, and S. Yokoyama, "An Effective Method for Obtaining Interface Trap Distribution in MOS capacitors with Tunneling Gate Oxides," Proceedings 2002 IEEE Int. Conf. on Semiconductor Electronics (ICSE 2002) (Penang, December 19-21) pp. 402-406 (2002).
- [Na-C-7] T. Kitade, K. Ohkura, and A. Nakajima, "Periodic Coulomb oscillation in highly doped Si single electron transistor," Extend. Abst. 2003 Int. Conf. on Solid State Devices and Materials (SSDM2003) (Tokyo, September 16-18), pp. 584-585 (2003).
- [Na-C-8] A. Nakajima, H. Ishii, T. Kitade, and S. Yokoyama, "Atomic-Layer-Deposited Ultrathin Si-Nitride Gate Dielectrics ---A Better Choice for Sub-tunneling Gate Dielectrics---," Technical Digest of the 2003 IEEE International Electron Devices Meeting (Washington, D.C., Dec. 8-10), pp.657-660 (2003).
- [Na-C-9] T. Kitade, K. Ohkura, and A. Nakajima, " Room Temperature Operation of an Exclusive-OR Circuit Using a Highly-doped Si Single-Electron Transistors," Extend. Abst. 2004 Int. Conf. on Solid State Devices and Materials (SSDM2004), pp.890-891 (2004).
- [Na-C-10] A. Nakajima and S. Yokoyama, "Atomic-layer-deposition of ultrathin silicon nitride for sub-tunneling gate dielectrics," ECS Symposium I1: Proceedings of the First International Symposium on Dielectrics for Nanosystems (Honolulu, Hawaii, October 3-8) Vol. 2004-04, pp.418-424 (2004). (Invited)
- [Na-C-11] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Interface Trap Generation on Thin SiO<sub>2</sub> and Plasma-Nitrided SiO<sub>2</sub> Gate Dielectrics under Static and Dynamic Stresses," Proceedings 2004 7th Int. Conf. on Solid-State and Integrated-Circuits Technology (ICSICT'04) (Beijing, October 18-21), pp. 828-831 (2004).
- [Na-C-12] Shiyang Zhu, Anri Nakajima, Yuichi Yokoyama, Kensaku Ohkura, "Temperature Dependence of Ni-Germanide Formed by Ni-Ge Solid-State Reaction," Extend. Abst. 5th International Workshop on Junction Technology 2005 (IWJT2005)(Osaka, June 7-8), pp. 85-86 (2005).
- [Na-C-13] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Influence of bulk bias on NBTI of pMOSFETs with ultrathin SiON gate dielectric," Extend. Abst. 2005 Int. Conf. on Solid State Devices and Materials (SSDM2005)(Kobe, Sept. 13-15), pp. 872-873 (2005).
- [Na-C-14] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Improvement of mobility and NBTI reliability in MOSFETs with ALD-Si-nitride/SiO<sub>2</sub> stack dielectrics and p+-poly-Si gate," 2006 Int. Conf. on Solid State Devices and Materials (SSDM2006)(Yokohama, Sept. 13-15) pp. 420-421 2006.
- [Na-C-15] Kensaku Ohkura, Tetsuya Kitade, and Anri Nakajima, "Cotunneling Current in Si Single-Electron Transistor Based on Multiple Islands," the 2006 International Microprocesses and Nanotechnology Conference (MNC 2006)(Kamakura, October 24-27) pp. 166-167 (2006).
- [Na-C-16] Shiyang Zhu, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake, "Bias Temperature Instability in MOSFETs with Atomic-Layer-Deposited Si-Nitride/SiO<sub>2</sub> Stack Gate Dielectrics," 8th Int. Conf. on Solid State and Integrated-Circuit Technology (ICSICT2006)(Shanghai, China, Oct. 23-26) pp.1126-1128 (2006).
- [Na-C-17] Anri Nakajima and Shiyang Zhu, "Mechanism of Static and Dynamic Bias Temperature Instability in p- and n-MOSFETs," invited to present an invited talk in the Ninth International Symposium on Silicon Nitride, Silicon Dioxide Thin Insulating Films and Emerging Dielectrics (Chicago, May 6-11, 2007).

### 著書（中島グループ）

- [Na-B-1] Anri Nakajima, "Silicon Quantum Dots," Encyclopedia of Nanoscience and Nanotechnology, H. S. Nalwa (ED.), U.S.A., American Scientific Publishers, Stevenson Ranch, USA, 2004, Vol. 9, pp.837-857. ISBN:1-58883-065-9. (分担執筆)

---

### 論文リスト（吉川グループ）

- [Ki-1] A.B.M. H. Rashid, S. Watanabe and T. Kikkawa, "High Transmission Gain Integrated Antenna on Extremely High Resistivity Si for ULSI Wireless Interconnect," IEEE Electron Device Letters, Vol. 23, No.12, December, pp. 731-733, (2002).
- [Ki-2] A.B.M. H. Rashid, S. Watanabe and T. Kikkawa, "Characteristics of Integrated Antenna on Si for On Chip Wireless Interconnect," Japanese Journal of Applied Physics, Vol. 42, No. 4B, April, pp. 2204-2209, (2003).

- [Ki-3] N. Mikami, N. Hata, T. Kikkawa and H. Machida, "Robust self-assembled monolayer as diffusion barrier for copper metallization," *Applied Physics Letters* Vol.83, No.25, Dec. 2003, pp. 5181-5183, (2003).
- [Ki-4] Xia Xiao, N. Hata, K. Yamada, T. Kikkawa, "Mechanical properties of periodic porous silica low-k films determined by the twin transducer surface acoustic wave technique," *Review of Scientific Instruments*, vol. 74, No. 10, Oct. 2003, pp. 4539-4541, (2003).
- [Ki-5] K. Yamada, Y. Oku, N. Hata, S. Takada and T. Kikkawa, "Effects of surfactants on the properties of ordered periodic porous silica films," *Japanese Journal of Applied Physics*, Vol.42, No. 4B, April 2003, pp. 1840-1842, (2003).
- [Ki-6] S. Kuroki, T. Kikkawa, H. Kochiya, and S. Shishiguchi, "Direct Patterning of Low-k Dielectric Films using X-Ray Lithography," *Japanese Journal of Applied Phys*, vol.42, No.4B, pp. 1907-1910, (2003).
- [Ki-7] Satoru Fujisawa, Takamaro Kikkawa and Tokushi Kizuka, "Direct Observation of Electromigration and Induced Stress in Cu Nanowire," *Japanese Journal of Applied Physics* Vol. 42, pp. L1433-L1435, (2003).
- [Ki-8] Quazi Deen Mohd Khosru, Shin Yokoyama, Anri Nakajima, Kentaro Shibahara, Takamaro Kikkawa, Hideo Sunami and Takenobu Yoshino, "Organic Contamination Dependence of Process-Induced Interface Trap Generation in Ultrathin Oxide Metal Oxide Semiconductor Transistors," *Japanese Journal of Applied Physics*, Vol. 42, pp. L1429-L1432, (2003).
- [Ki-9] A.B.M.H. Rashid, S. Watanabe and T. Kikkawa, "Characteristics of Si Integrated Antenna for Inter-Chip Wireless Interconnection," *Japanese Journal of Applied Physics* Vol. 43, No. 4B, pp. 2283-2287, (2004).
- [Ki-10] S. Watanabe, A.B.M.H. Rashid and T. Kikkawa, "Effect of High Resistivity Si substrate on Antenna Transmission Gain for On-Chip Wireless Interconnects," *Japanese Journal of Applied Physics* Vol. 43, No. 4B, pp. 2297-2301, (2004).
- [Ki-11] S. Kuroki, S. Sakamoto and T. Kikkawa, "A novel Photoresistive Porous Low-k Interlayer Dielectric Film," *Japanese Journal of Applied Physics*, Vol. 43, No. 4B, pp. 1820-1824, (2004).
- [Ki-12] H. Miyoshi, H. Matsuo, Y. Oku, H. Tanaka, K. Yamada, N. Mikami, S. Takada, N. Hata and T. Kikkawa, "Theoretical Analysis of Elastic Modulus and Dielectric Constant for Low-k Two-Dimensional Periodic Porous Silica Films," *Japanese Journal of Applied Physics* Vol. 43, No. 2, pp. 498-503, (2004).
- [Ki-13] K. Uera, J. Kawahara, H. Miyoshi, N. Hata and T. Kikkawa, "Molecular Orbital Calculation of the Elastic Modulus and the Dielectric Constant for Ultra Low-k Organic Polymers," *Japanese Journal of Applied Physics* Vol. 43, No. 2, pp. 504-507, (2004).
- [Ki-14] X. Xiao, N. Hata, K. Yamada and T. Kikkawa, "Mechanical Property Determination of Thin Porous Low-k Films by Twin-Transducer Laser Generated Surface Acoustic Waves," *Japanese Journal of Applied Physics* Vol. 43, No. 2, pp. 508-513, (2004).
- [Ki-15] N. Hata, C. Negoro, K. Yamada and T. Kikkawa, "Control of Pore Structures in Periodic Porous Silica Low-k Films," *Japanese Journal of Applied Physics* Vol. 43, No. 4A, pp. 1323-1326, (2004).
- [Ki-16] C. Negoro, N. Hata, K. Yamada and T. Kikkawa, "Nondestructive Characterization of a Series of Periodic Porous Silica Films by in situ Spectroscopic Ellipsometry in a Vapor Cell," *Japanese Journal of Applied Physics* Vol. 43, No. 4A, pp. 1327-1329, (2004).
- [Ki-17] P. K. Saha, N. Sasaki and T. Kikkawa, "A CMOS Monocycle Pulse Generation Circuit in a Ultra-Wideband Transmitter for Intra/Inter Chip Wireless Interconnection," *Japanese Journal of Applied Physics* Vol. 44, No. 4B, pp. 2104-2108, (2005).
- [Ki-18] K. Kimoto and T. Kikkawa, "Transmission Characteristics of Gaussian Monocycle Pulses for Inter Chip Wireless Interconnections Using Integrated Antennas," *Japanese Journal of Applied Physics* Vol. 44, No. 4B, pp. 2761-2765, (2005).
- [Ki-19] A. B. M. H. Rashid, Nasrin Sultana, M. Rezwan Khan and T. Kikkawa, "Efficient Design of Integrated Antennas on Si for On-Chip Wireless Interconnects in Multi-Layer Metal Process," *Japanese Journal of Applied Physics* Vol. 44, No. 4B, pp. 2756-2760, (2005).
- [Ki-20] T. Kikkawa, K. Kimoto and S. Watanabe, "Ultrawideband characteristics of fractal dipole antennas integrated on Si for ULSI wireless interconnects," *IEEE Electron Device Letters*, Volume 26, Issue 10, Oct, pp. 767-769, (2005).
- [Ki-21] Shin-Ichiro Kuroki and Takamaro Kikkawa , "Characterization of Photosensitive Low-k Films Using Electron-Beam Lithography," *Journal of The Electrochemical Society* 152(4), pp.G281-G285 (2005)
- [Ki-22] H. Miyoshi, K. Yamada, K. Kohmura, N. Fujii, H. Matsuo, H.Tanaka, Y. Oku, Y. Seino, N. Hata and T. Kikkawa, " Theoretical Investigation of Dielectric Constant and Elastic Modulus of Three-Dimensional Isotropic Porous Silica Films with Cubic and Disordered Pore Arrangements," *Japanese Journal of Applied Physics*, Vol. 44, No. 8, pp. 5982-5986 (2005).
- [Ki-23] S. Takada, N. Hata, Y. Seiono, N. Fujii and T. Kikkawa, "Skeletal silica characterization in porous-silica low-dielectric-constant films by infrared spectroscopic ellipsometry," *Journal of Applied Physics*, Vol. 97, pp. 113504-113508 (2005).
- [Ki-24] A. Ishikawa, H. Matsuo, and T. Kikkawa , "Influence of Slurry Chemistry on Frictional Force in Copper Chemical Mechanical Polishing," *Journal of The Electrochemical Society* 152(9), pp. G695-G697 (2005).
- [Ki-25] T. Kikkawa, S. Kuroki, S. Sakamoto, K. Kohmura, H. Tanaka, and N. Hata, "Influence of Humidity on Electrical Characteristics of Self-Assembled Porous Silica Low-k Films," *Journal of The Electrochemical Society* 152( 7), pp. G560-G566 (2005).

- [Ki-26] H. Miyoshi, N. Hata and T. Kikkawa, "Theoretical Investigation into Effects of Pore Size and Pore Position Distributions on Dielectric Constant and Elastic Modulus of Two-Dimensional Periodic Porous Silica Films," Japanese Journal of Applied Physics Vol. 44, No. 3, pp. 1166-1168, (2005)
- [Ki-27] H. Miyoshi, H. Matsuo, H. Tanaka, K. Yamada, Y. Oku, S. Takada, N. Hata and T. Kikkawa, " Theoretical Investigation of Dielectric Constant and Elastic Modulus of Two-Dimensional Periodic Porous Silica Films with Elliptical Cylindrical Pores," Japanese Journal of Applied Physics Vol. 44, No. 3, pp. 1161-1165 (2005).
- [Ki-28] K. Kimoto, N. Sasaki, P. K. Saha, M. Nitta, T. Kikkawa and M. Sasaki, "Analysis of Transmission Characteristics of Gaussian Monocycle Pulse for Silicon Integrated Antennas," Japanese Journal of Applied Physics, Vol. 45, No. 4B, pp. 3272-3278, (2006)
- [Ki-29] P. K. Saha, N. Sasaki, K. Kimoto, and T. Kikkawa, "A 2.4 GHz Differential Wavelet Generator in 0.18  $\mu$ m Complementary Metal-Oxide-Semiconductor for 1.4 Gbps Ulatra-Wideband Impulse Radio in Wireless Inter/Intra-Chip Data Communication," Japanese Journal of Applied Physics, Vol. 45, No. 4B, pp. 3279-3285, (2006)
- [Ki-30] K. Kimoto and T. Kikkawa, "Signal Transmission Characteristics between Si Chips with Air Gap using Si Integrated Dipole Antennas," Japanese Journal of Applied Physics, Vol. 45, No. 6A, pp. 4968-4976, (2006)
- [Ki-31] M. Shimoyama, R. Yagi, S. Chikaki, N. Fujii, T. Nakayama, K. Kohmura, H. Tanaka, K. Kinoshita, and T. Kikkawa, "Influence of Cu electroplating solution on self-assembled porous silica low-k films," Journal of The Electrochemical Society 153 (9), pp. G870-G873, (2006).
- [Ki-32] S. Kuroki and T. Kikkawa, "Measurement and analysis of water adsorption in porous silica films," Journal of The Electrochemical Society 153 (8), pp. G759-G764, (2006).
- [Ki-33] A. Ishikawa, Y. Shishida, T. Yamanishi, N. Hata, T. Nakayama, N. Fujii, H. Tanaka, H. Matsuo, K. Kinoshita, T. Kikkawa, "Influence of CMP chemicals on the properties of porous silica low-k films," Journal of The Electrochemical Society 153 (7), pp. G692-G696, (2006).
- [Ki-34] K. Kimoto, N. Sasaki, PK. Saha, M. Nitta, T. Kikkawa, and M. Sasaki, "Analysis of transmission characteristics of Gaussian monocycle pulses for silicon integrated antennas," Japanese Journal of Applied Physics 45 (4B), pp. 3272-3278, (2006).
- [Ki-35] K. Kinoshita, A. Nakano, J. Kawahara, N. Kunimi, Y. Hayashi, O. Kiso, N. Saito, K. Nakamura, and T. Kikkawa, "Vapor phase reactions in polymerization plasma for divinyisiloxane-bis-benzocyclobutene film deposition," Journal of Vacuum Science & Technology A 24 (6), pp. 2192-2198, (2006).
- [Ki-36] T. Ono, H. Takahashi, K. Kinoshita, N. Fujii , N. Hata, and T. Kikkawa, "Plasma etch rates of porous silica low-k films with different dielectric constants," Japanese Journal of Applied Physics 45 (11), pp. 8873-8875, (2006).
- [Ki-37] T. Ono, K. Kinoshita, H. Takahashi, N. Fujii, Y. Sonoda, Y. Oku, K. Kohmura, R. Yagi, N. Hata, and T. Kikkawa, "Recovery from plasma-process-induced damage in porous silica low-k films by organosiloxane vapor annealing," Japanese Journal of Applied Physics 45(8A), pp. 6231-6235, (2006).

## 国際会議発表リスト（吉川グループ）

- [Ki-C-1] A.B.M. H. Rashid, S. Watanabe, T. Kikkawa, X. Guo and K. K. O, "Interference suppression of wireless interconnection in Si integrated antenna," Proceedings of International Interconnect Technology Conference , pp. 173-175, San Francisco, USA, June 3-5, (2002).
- [Ki-C-2] S. Watanabe, A.B.M. H. Rashid and T. Kikkawa, "Influence of Si Substrate Ground on Antenna Transmission Gain for on-chip Wireless Interconnects," Proceedings of Advanced Metallization Conference 2002 , pp. 94-95, Asian Session, Tokyo, Japan, (2002).
- [Ki-C-3] A.B.M. H. Rashid, S. Watanabe and T. Kikkawa, "Wireless Interconnection on Si using Integrated Antenna," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 648-649, Nagoya, Japan, September (2002).
- [Ki-C-4] K. Uera, J. Kawahara, H. Miyoshi, N. Hata, and T. Kikkawa, "Dielectric Constant and Young's Modulus of Organic Low-k Materials by Molecular Orbital Method," Abstract of Advanced Metallization for ULSI Application, pp. 20-21, 2002;Conference Proceedings ULSIXVIII, Materials Research Society, pp. 643-648, (2002).
- [Ki-C-5] C. Negoro, N. Hata, K. Yamada, H. S. Zhou, and T. Kikkawa, "Characterization of Porous Low-k Dielectrics by Gas Adsorption Techniques," Abstract of Advanced Metallization for ULSI Application, pp.34-35. Conference Proceedings ULSIXVIII, Materials Research Society, pp. 273-278, (2002).
- [Ki-C-6] N. Sasaki, T. Oda, and T. Kikkawa, "Influence of Metal Electrodes on Leakage Current in MSQ Films with or without pores," Advanced Metallization Conference, pp. 265-268, (2002).
- [Ki-C-7] N. Hata, C. Negoro, K. Yamada, H. S. Zhou, Y. Oku, and T. Kikkawa, "Analysis of pore structures in ultra low-k dielectrics," Extended Abstracts of International Conference on Solid State Devices and Materials , pp. 496-497, (Japan Society of Applied Phys., Tokyo), (2002).
- [Ki-C-8] K. Yamada, Y. Oku, N. Hata, S. Takada and T. Kikkawa, "Structure control of periodic porous silica film for low-k application," Extended Abstracts of International Conference on Solid State Devices and Materials, pp.40-41, (Japan Society of Applied Phys., Tokyo), (2002).

- [Ki-C-9] S. Fujisawa, T. Kikkawa, and T. Kizuka, " Novel TEM/AFM/STM Microscopy for Cu Nano-Wire Electromigration," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 50-51 (Japan Society of Applied Phys., Tokyo), (2002).
- [Ki-C-10] Y. Oku, K. Yamada, N. Nishiyama, S. Tanaka, K. Ueyama, N. Hata and T. Kikkawa, "Effect of TEOS treatment on the properties of periodic nanoporous silica low-k film," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 42-43, Nagoya, Sept. 17-19, (2002).
- [Ki-C-11] H. Yamada, N. Fujiwara, M. Yamato, S. Miyazaki, F. Nishiyama and T. Kikkawa, " Influence of Electrodes on the Leakage Current In (Ba,Sr)TiO<sub>3</sub> Thin films," Abstract of ECS International Semiconductor Technology Conference, ISTC 2002, E, Abstract No. 108, (2002).
- [Ki-C-12] S. Kuroki, T. Kikkawa, H. Kochiya, and S. Shishiguchi, "Direct Patterning of Low-k Dielectric Films using X-Ray Lithography," Extended Abstracts of International Conference on Solid State Devices and Materials , pp. 464-465, (Japan Society of Applied Physics, Tokyo), (2002).
- [Ki-C-13] S. Sakamoto, K. Komura, and T. Kikkawa, "Effect of hexamethyldisilazane on the electrical characteristics of a porous silica thin film," Abstract of 2002 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices , pp. 125-129, (2002).
- [Ki-C-14] T. Kikkawa, "Present status and future trend of low-k dielectrics/interconnect technologies for ULSI (Invited)," Proc. 2002 7th International Symposium on Plasma-and Process-Induced Damage, (American Vacuum Society , pp.154-157, IEEE, Maui, USA), (2002).
- [Ki-C-15] N. Hata, Y. Oku, K. Yamada, and T. Kikkawa, "A new approach of thin-film X-ray diffraction / scattering analysis for ultra-low-k dielectrics with periodic pore structures," Materials Research Society Spring Meeting, April 2002, Symposium Proceedings, Vol.716, pp. 581-586, (2002).
- [Ki-C-16] Y. Oku, N. Nishiyama, S. Tanaka, K. Ueyama, N. Hata, and T. Kikkawa, "Novel periodic nanoporous silicate glass with high structural stability as low-k thin film," Materials Research Society Spring Meeting, April, 2002, Symposium Proceedings, Vol.716, pp. 587-592 (2002)
- [Ki-C-17] T. Kikkawa and T. Oda, "Influence of copper ion drift on leakage current in porous methylsilsesquioxane derived from methylpolysilazane," Proc. European Workshop on Materials for Advanced Metallization (Vaals, The Netherlands, March 3-6, 2002)
- [Ki-C-18] T. Kikkawa, "Current and Future Low-k/Cu Interconnect Technologies for ULSIs (Invited)," Proc. Workshop on Frontiers in Electronics, p.25, IEEE, St. Croix, Jan. 6-11, (2002).
- [Ki-C-19] T. Kikkawa, A.B.M. H. Rashid and S. Watanabe, "Effect of silicon substrate on the transmission characteristics of integrated antenna," Proceedings of 2003 IEEE Topical Conference on Wireless Communication Technology, p. S06P09, Honolulu, Oct. 15-17, (2003).
- [Ki-C-20] A.B.M. H. Rashid, S. Watanabe and T. Kikkawa, "Crosstalk Isolation of Monopole Integrated Antenna on Si for ULSI Wireless Interconnect," Proceedings of 2003 IEEE International Interconnect Technology Conference, pp. 156-158, San Francisco, USA, June 2-4, (2003).
- [Ki-C-21] A.B.M. H. Rashid, S.Watanabe and T. Kikkawa, "Inter-chip Wireless Interconnection using Si Integrated Antenna," Extended Abstract of International Conference on Solid State Devices and Materials, pp. 394-395, Tokyo, Sept. 16-18, (2003).
- [Ki-C-22] S. Watanabe, A.B.M. H. Rashid and T. Kikkawa, "Effect of High Resistivity Si Substrate on Antenna Transmission Gain for On-Chip Wireless Interconnects," Extended Abstracts of International Conference on Solid State Devices and Materials, , pp. 668-669, Tokyo, Sept. 16-18, (2003).
- [Ki-C-23] N. Hata, C. Negoro, S. Takada, X. Xiao, K. Yamada and T. Kikkawa "Integrated Characterization of Porous Low-k Films for Identifying Killer Pores and Micropores," Proceedings of 2003 IEEE International Interconnect Technology Conference, , pp. 51-53 (SanFrancisco, USA) June 2-4, (2003).
- [Ki-C-24] Hidenori Miyoshi, Hisanori Matsuo, Yoshiaki Oku, Hirofumi Tanaka, Kazuhiro Yamada, Noboru Mikami, Syozo Takada, Nobuhiro Hata and Takamaro Kikkawa, "Theoretical analysis of ultra low-k porous films with periodic pore arrangement and high elastic modulus," Proceedings of 2003 IEEE International Interconnect Technology Conference, pp. 57-59, SanFrancisco, USA, June 2-4, (2003).
- [Ki-C-25] N. Mikami, N. Hata, T. Yoshino, T. Kikkawa, and H. Machida, "A new self-assembled monolayer as a robust diffusion for Cu interconnect," Advanced Metallization Conference, pp. 68-69 (2003).
- [Ki-C-26] C. Negoro, N. Hata, K. Yamada, and T. Kikkawa, "Non-destructive characterization of a series of periodic porous silica films by in-situ spectroscopic ellipsometry in a vapor cell," Advanced Metallization Conference, pp. 92-93, (2003).
- [Ki-C-27] Y. Takenobu, N. Hata, and T. Kikkawa, "Evalution of Copper Ion Drift in Low-Dielectric Constant Interlayer Films by Transient Capacitance Spectroscopy," Materials Research Society, Symposium Proceedings, Vol. 766, pp.217-222, (2003).
- [Ki-C-28] N. Hata, C. Negoro, S. Takada, K. Yamada, Y. Oku, and T. Kikkawa, "Advanced characterization of ultra- low-k periodic porous silica films-pore size distribution, pore-diameter anisotropy, and size and macroscopic isotropy of domain structure," Materials Research Society, Symposium Proceedings, Vol. 766, pp.191-195, (2003).
- [Ki-C-29] C. Negoro, N. Hata and T. Kikkawa, "Nondestructive Characterization of Pore Size Distributions in Porous Low-K Films by in-situ Spectroscopic Ellipsometry in Vapor Cell," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 78-79, Tokyo, Sept. 16-18, (2003).

- [Ki-C-30] Y. Seino, R. Ichikawa, H. Tanaka and T. Kikkawa, "Accurate measurement of mechanical properties of nanoporous silica ultra-low-k films," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 80-81, Tokyo, Sept. 16-18, (2003).
- [Ki-C-31] S. Takada, N. Hata, Y. Seino, K. Yamada, Y. Oku and T. Kikkawa, "Mechanical Property and Skeletal Silicate Structure of Periodic Porous Silica Films," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 82-83, Tokyo, Sept. 16-18, (2003).
- [Ki-C-32] X. Xiao, N. Hata, K. Yamada, H. Tanaka and T. Kikkawa, "Determination of the Mechanical Properties of Thin Periodic Porous Silica Films by Laser-Generated Surface Acoustic Wave Technique," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 84-85, Tokyo, Sept. 16-18, (2003).
- [Ki-C-33] H. Matsuo, A. Ishikawa and T. Kikkawa, "In-situ Measurement of Friction Force during Cu Chemical Mechanical Polishing," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 254-255, Tokyo, Sept. 16-18, (2003).
- [Ki-C-34] N. Hata, C. Negoro, K. Yamada and T. Kikkawa, "Control of Pore Size and Porosity in Periodic Porous Silica Low-k Films," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 258-259, Tokyo, Sept. 16-18, (2003).
- [Ki-C-35] S. Kuroki, T. Hirota and T. Kikkawa, "A Novel Photosensitive Porous Low-k Interlayer Dielectric Film," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 468-469, Tokyo, Sept. 16-18, (2003).
- [Ki-C-36] S. Sakamoto, S. Kuroki and T. Kikkawa, "Influence of Humidity on Electrical Characteristics of Porous Silica Films," Extended Abstracts of International Conference on Solid State Devices and Materials, pp. 478-479, Tokyo, Sept. 16-18, (2003).
- [Ki-C-37] Y. Oku, K. Yamada, T. Goto, Y. Seino, A. Ishikawa, T. Ogata, K. Koumura, N. Fujii, N. Hata, R. Ichikawa, T. Yoshino, C. Negoro, A. Nakano, Y. Sonoda, S. Takeda, H. Miyoshi, S. Oike, H. Tanaka, H. Matsuo, K. Kinoshita, and T. Kikkawa, "Novel Self-Assembled Ultra-Low-K Porous Silica Films with High Mechanical Strength for 45nm BEOL Technology," IEEE International Electron Devices Meeting Technical Digest, pp. 139-142, (2003).
- [Ki-C-38] J. Kawahara, A. Nakano, N. Kunimi, K. Kinoshita, Y. Hayashi, A. Ishikawa, Y. Seino, T. Ogata, H. Takahashi, Y. Sonoda, T. Yoshino, T. Goto, S. Takeda, R. Ichikawa, H. Miyoshi, H. Matsuo, S. Adachi, and T. Kikkawa, "A New Plasma-Enhanced Co-Polymerization (PCP) Technology for Reinforcing Mechanical Properties of Organic Silica Low-K/Cu Interconnects on 300mm Wafers," IEEE International Electron Devices Meeting Technical Digest, pp. 143-146, (2003).
- [Ki-C-39] K. Kimoto, S. Watanabe, T. Kikkawa, P. S. Hall, and Y. Yuan, "Characteristics of Fractal Dipole Antennas Integrated on Si for ULSI Wireless Interconnects," Proc. of IEEE AP-S International Symposium and USNC/URSI National Radio Science Meeting, Vol. 4, pp. 3437-3440, Monterey, California, June 20-25, (2004).
- [Ki-C-40] S. Watanabe, K. Kimoto and T. Kikkawa, "Transient Characteristics of Integrated Dipole Antennas on Silicon for Ultra Wideband Wireless Interconnects," Proc. of IEEE AP-S International Symposium and USNC/URSI National Radio Science Meeting, Vol. 3, pp. 2277-2280, Monterey, California, June 20-25, (2004).
- [Ki-C-41] K. Kimoto, S. Watanabe, A.B.M. H. Rashid and T. Kikkawa, "Inter-chip Signal Transmission using Si Integrated Antenna," Proc. of IEICE 2004 International Symposium on Antennas and Propagation, Vol. 1 pp. 109-112, Sendai, August 17-21, (2004).
- [Ki-C-42] K. Kimoto and T. Kikkawa, "Transmission characteristics of Gaussian monocycle pulse for inter-chip wireless interconnection using integrated antenna," Extended Abstracts of International Conference on Solid State Devices and Materials 2004, pp. 304-305, Tokyo, September 15-17, (2004).
- [Ki-C-43] P. K. Saha, N. Sasaki and T. Kikkawa, "A CMOS UWB Transmitter for Intra/Interchip wireless communication," 2004 IEEE International Symposium on Spread Spectrum Techniques and Applications, pp. 962-966, Sydney Australia, 30 August-2 September, (2004).
- [Ki-C-44] P. K. Saha, N. Sasaki and T. Kikkawa, "A CMOS Monocycle Pulse Generation Circuit of UWB Transmitter for Intra/Inter Chip Wireless Interconnection," Extended Abstract of the 2004 International Conference on Solid State Devices and Materials, Tokyo, pp. 394-395, (2004).
- [Ki-C-45] Y. Oku, N. Fujii, Y. Seino, Y. Takasu, H. Takahashi, Y. Sonoda, T. Goto, H. Miyoshi, S. Takada and T. Kikkawa, "Recovery of Process-induced Damages of Porous Silica Low-k Films by TMCTS Vapor Annealing" Extended Abstract of the 2004 International Conference on Solid State Devices and Materials, pp. 46-47, Tokyo, September 15-17, (2004).
- [Ki-C-46] Y. Seino, R. Ichikawa, Y. Takasu, K. Kohmura, H. Tanaka, S. Oike, M. Murakami and T. Kikkawa "Simple Models on Enhancement of Mechanical Properties of Porous Silica Low-k Films by Tetramethyl Icyclotetrasiloxane (TMCTS) Vapor Annealing Treatment," Extended Abstract of the 2004 International Conference on Solid State Devices and Materials, pp. 66-67, Tokyo, September 15-17, (2004).

- [Ki-C-47] S. Takada, N. Hata, Y. Seino, N. Fujii and T. Kikkawa, "Microstructure Characterization of Skeletal Silica in Porous Low-k Films by Infrared Spectroscopic Ellipsometry," Extended Abstract of the 2004 International Conference on Solid State Devices and Materials, pp. 68-69, Tokyo, September 15-17, (2004).
- [Ki-C-48] A. Rashid, M. Khan and T. Kikkawa , "Efficient Design of Integrated Antenna on Si for On-chip Wireless Interconnect," Extended Abstract of the 2004 International Conference on Solid State Devices and Materials , pp. 306-307, Tokyo, September 15-17, (2004).
- [Ki-C-49] N. Hata, N. Fujii, H. Miyoshi, X. Li and T. Kikkawa, "Characterization of Pore Size Distributions in Ultralow-k Films," Extended Abstract of the 2004 International Conference on Solid State Devices and Materials, pp. 514-515, Tokyo, September 15-17, (2004).
- [Ki-C-50] K. Kimoto and T. Kikkawa, "Data Transmission Characteristics of Integrated Linear Dipole Antennas for UWB Communication in Si ULSI," Proc. of IEEE AP-S International Symposium and USNC/URSI National Radio Science Meeting, Vol. 1B, pp. 678-681, Washington DC, July 3-8, (2005).
- [Ki-C-51] M. Nitta and T. Kikkawa, "Interference of Digital Noise with Integrated Dipole Antenna for Inter-chip Signal Transmission in ULSI," Proc. of IEEE AP-S International Symposium and USNC/URSI National Radio Science Meeting, Vol. 3B, pp.264-267, Washington DC, July 3-8, (2005).
- [Ki-C-52] K. Kimoto, N. Sasaki, P. K. Saha, M. Nitta, T. Kikkawa and M. Sasaki, "Analysis of Transmission Characteristics of Gaussian Monocycle Pulse for Silicon Integrated Antennas," Extended Abstracts of International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 308-309, (2005).
- [Ki-C-53] P. K. Saha, N. Sasaki and T. Kikkawa, "A 2.5 GHz Differential Wavelet Generator in 0.18  $\mu$ m CMOS for 1.4 Gbps UWB Impulse Radio in Wireless Inter/Intra-Chip Data Communication," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 310-311, (2005).
- [Ki-C-54] N. Sasaki, P. K. Saha and T. Kikkawa, "A Single Chip UWB Receiver based on 0.18- $\mu$ m CMOS Technology," Proceedings of 2005 International Workshop on UWB Technologies, Yokosuka, December 8-10, vol.769, pp. 46-50, (2005).
- [Ki-C-55] X. Li, N. Fujii, N. Hata, and T. Kikkawa, "Adsorption in-situ Spectroscopic Ellipsometry Analysis of Disordered Porous Silica Low-k Films," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 294-295, (2005).
- [Ki-C-56] S. Takada, N. Hata, S. Hishiya, N. Fujii, T. Nakayama, and T. Kikkawa, "Infrared Complex Dielectric Function Analysis for Chemical Bonding Structure of Porous Silica Low Dielectric Constant Films," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-1, pp. 552-5535, (2005).
- [Ki-C-57] T. Yoshino, G. Guan, N. Hata, N. Fujii, and T. kikkawa, "Electrical Characteristics of Porous Zeolite Interlayer Dielectrics," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 58-59, (2005).
- [Ki-C-58] Y. Shishida, S. Chikaki, M. Shimoyama, R. Yagi, T. Yoshino, T. Ono, A. Ishikawa, N. Fujiii, T. Nakayama, K. Kohmura, Y. Sonda, H. Matsuo, S. Hishiya, T. Yamanishi, and T. Kikkawa, "Comparative Studies of Pore Seal Films for Porous-Silica/Cu Interconnect," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 302-303, (2005).
- [Ki-C-59] T. Takimura, N. Hata, T. Nakayama, Y. Shishida, R. Yagi, J. Kawahara, S. Chikaki, N. Fuji, and T. Kikkawa, "Mechanical Strength of Multilayered Dielectric Structures Measures by Laser-Pulse Generated Surface-Acoustic-Wava Techinique," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 52-53, (2005).
- [Ki-C-60] N. Kunishige, N. Hata, N. Fujiii, ando T. Kikkawa, "Comparsion of Pore Shape Models for Small X-ray Scattering f a Disordered Porous Silica Low-k Film," Extended abstract of the 2005 International Conference on Solid State Devices and Materials, Kobe, September 13-15, pp. 292-293, (2005).
- [Ki-C-61] M. Tada, H. Ohtaka, M. Narihiro, F. Ito, T. Taiji, M. Tohara, K. Motoyama, Y. Kasama, M. Tagami, M. Abe, T. Takeuchi, K. Arai, S. Saito, N. Furutaka, T. Onodea, J. Kawahara, K. Kinoshita, N. Hata, T. Kikkawa, Y. Tsuchiya, K. Fujiii, N. Oda, M. Sekine, and Y. Hayashi, "Feasibility study of a Nobel Molecular-Pore-Stacking (MPS), SiOCH Film in Fully-scale-down, 45nm-node Cu Damascene Interconnects," 2005 Symposium on VLSI Technology Digest of Technical Papers, pp. 18-19, Kyoto, June 14-16, (2005).
- [Ki-C-62] R. Yagi, S. Chikaki, M. Shimoyama, T. Yoshino, T. Ono, A. Ishikawa, N. Fujiii, N. Hata, T. Nakamura, K. Kohmura, H. Tanaka, T. Goto, J. Kawahara, Y. Sonoda, H. Matsuo, Y. Seino, K. Kinoshita, and T. Kikkawa, "Control of Process-Induced Damages in Self-Assembled Porous Silica/Cu Damascene Interconnects for 45nm Node and Beyond," 2005 Symposium on VLSI Technology Digest of Technical Papers, pp. 146-147, Kyoto, June 14-16, (2005).
- [Ki-C-63] P. K. Saha, N. Sasaki and T. Kikkawa, "A Single-chip Gaussian Monocycle Pulse Transmitter using 0.18  $\mu$ m CMOS Technology for Intra/Interchip UWB Communication," 2006 Symposium on VLSI circuits Digest of Technical Papers, pp. 252-253, Honolulu, June 15-17, (2006).

- [Ki-C-64] K. Kimoto, N. Sasaki, P. K. Saha, M. Nitta and T. Kikkawa, "Analysis of Si Integrated Dipole Antennas for Ultrawideband Signal Transmission," Proc. of IEEE AP-S International Symposium with USNC/URSI National Radio Science and AMEREM Meetings, Vol.5, pp. 4661-4664, Albuquerque, July 9-14, (2006).
- [Ki-C-65] M. Nitta, K. Kimoto, N. Sasaki and T. Kikkawa, "Influence of WLAN on Inter-chip UWB Signal Transmission with Si Integrated Antennas," Proc. of IEEE AP-S International Symposium with USNC/URSI National Radio Science and AMEREM Meetings, Vol. 2, pp. 917-920, Albuquerque, July 9-14, (2006).
- [Ki-C-66] K. Kimoto, N. Sasaki, M. Nitta, M. Fukuda and T. Kikkawa, "Inter-chip Transmission Characteristics of Meander Dipole Antennas Integrated in 0.18  $\mu$ m CMOS UWB Transceiver Chips," Ext. Abst. of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 66-67, (2006).
- [Ki-C-67] N. Sasaki, M. Fukuda, M. Nitta, K. Kimoto and T. Kikkawa, "A Single-chip Ultra-Wideband Receiver using Silicon Integrated Antennas for Inter-chip Wireless Interconnection," Extended Abstracts of International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 70-71, (2006).
- [Ki-C-68] M. Fukuda, P. K. Saha, N. Sasaki, and T. Kikkawa, "A 0.18  $\mu$ m CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System," Extended Abstracts of International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 72-73, (2006).
- [Ki-C-69] S. Takada, N. Hata, X. Li, N. Fujii, T. Nakayama and T. Kikkawa, "Nondestructive characterization of temperature-dependent backbone Si-O-Si structure in porous silica films by in-situ Fourier-transform infrared spectroscopy," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp.154-155 (2006).
- [Ki-C-70] T. Seo, T. Yoshino, N. Hata and T. Kikkawa, "Formation of Mesoporous Pure Silica Zeolite Film," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 462-463 (2006).
- [Ki-C-71] Y. Cho, K. Kohmura and T. Kikkawa, "Pure-Silica Zeolite Films Prepared by a Vapor Phase Transport Method," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 464-465 (2006).
- [Ki-C-72] M. Yamaji, N. Hata, T. Nakayama, Y. Shishida, Y. Hyodo and T. Kikkawa, "The structural origin of determining the coefficient of thermal expansion for porous silica low-k films," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 1010-1011 (2006).
- [Ki-C-73] Y. Kayaba, K. Kohmura and T.Kikkawa, "Ionic Conduction Leakage Current in Porous Silica Films," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 1018-1019 (2006).
- [Ki-C-74] T. Takimura, N. Hata, Y. Shishida, S. Chikaki and T. Kikkawa, "Nondestructive characterization of dielectric stack structures by laser-pulse-generated surface acoustic wave analysis," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 1024-1025 (2006).
- [Ki-C-75] T. Yoshino, J. Kawahara, N. Hata, Y. Shishida and T. Kikkawa, "Plasma-enhanced polymerization thin films as a drift barrier for Cu interconnects," Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, Yokohama, September 13-15, pp. 1038-1039 (2006).

## 論文リスト（横山グループ）

- [Yo-1] T. Yoshino, S. Yokoyama and T. Fujii, "Influence of Organic Contaminant on Trap Generation in Thin SiO<sub>2</sub> of Metal-Oxide-Semiconductor Capacitors," Jpn. J. Appl. Phys. 41, No. 7A, pp.4750-4753, (2002).
- [Yo-2] K. Kawamura, T. Kidera, A. Nakajima and S. Yokoyama, "Coulomb blockade effects and conduction mechanism in extremely thin polycrystalline-silicon wires," J. Appl. Phys. 91, No. 8, pp. 5213-5220, (2002).
- [Yo-3] 横山新、吉野雄信、芝原健太郎、中島安理、吉川公磨、角南英夫、Quazi D. M. Khosru, "ウェハ保管環境の MOS デバイス特性への影響," エアロゾル研究、第 17 卷、第 2 号 pp. 96-104, (2002).
- [Yo-4] M. Kohno, T. Kitajima, S. Hirae and S. Yokoyama, "Evaluation of Surface Contamination by Noncontact Capacitance Method under UV Irradiation," Jpn. J. Appl. Phys. 42, No. 9A, pp.5837-5843, (2003).
- [Yo-5] Y. Hara, S. Yokoyama and K. Umeda, "Compact Branched Optical Waveguides Using High-Index-Contrast Stacked Structure," Optical Review 10, No. 5, pp. 357-360, (2003).
- [Yo-6] Q. D. M. Khosru, S. Yokoyama, A. Nakajima, K. Shibahara, T. Kikkawa, H. Sunami and T. Yoshino, "Organic Contamination Dependence of Process Induced Interface Trap Generation in Ultrathin Oxide Metal Oxide Semiconductor Transistors," Jpn. J. Appl. Phys. 42, Pt 2, No. 12A, L1429-L1432, (2003).
- [Yo-7] M. Kohno, T. Kitajima, S. Hirae and S. Yokoyama, "Investigation of Surface Contamination on Silicon Oxide after HF Etching by Noncontact Capacitance Method," Jpn. J. Appl. Phys. 42, Pt 1, No. 12, pp. 7601-7602, (2003).

- [Yo-8] H. Setyawan, M. Shimada, Y. Hayashi, K. Okuyama and S. Yokoyama, "Particle Formation and Trapping Behavior in a TEOS/O<sub>2</sub> Plasma and Their Effects on Contamination of a Si Wafer," *Aerosol Science and Technology* 38, No. 2, pp. 120-127, (2004).
- [Yo-9] M. Ooka and S. Yokoyama, "SiO<sub>2</sub> Hole Etching Using Perfluorocarbon Alternative Gas with Small Global Greenhouse Effect," *Jpn. J. Appl. Phys.* 43, No. 6A, pp.3586-3589 (2004).
- [Yo-10] M. Suzuki and S. Yokoyama, "Evaluation of Front-Opening Unified Pod with Attached UV/Photocatalyst Cleanig Unit," *Jpn. J. Appl. Phys.* 44, No. 2, pp.1130-1131, (2005).
- [Yo-11] M. Suzuki and S. Yokoyama, "Mechanism of Anomalous Behavior of Metal-Oxide-Semiconductor Capacitors Contaminated with Organic Molecules," *Jpn. J. Appl. Phys.* 44, No. 3, pp.1208-1212 (2005).
- [Yo-12] M. Ooka and S. Yokoyama, "Contact-Hole Etching with NH<sub>3</sub>-Added C5F8 Pulse-Modulated Plasma," *Jpn. J. Appl. Phys.* 44, No. 9A, pp.6476-640, (2005).
- [Yo-13] 近藤洋平, 中島健, 田中武, 高木俊宜, 渡邊悟志, 大倉健作, 芝原健太郎, 横山新, "プラズマベーラスイオン注入滅菌法における窒素イオンエネルギーの推定," *真空*, 48, No. 5, pp. 339-342, (2005).
- [Yo-14] 島田学, 柏原伸紀, 林豊, 奥山喜久夫, 横山新, 池田弥央, "新規変調プラズマによる SiH<sub>4</sub>/H<sub>2</sub> プラズマリア クター内のダスト微粒子の抑制," *エアロゾル研究*, 第20巻, 第3号, pp. 231-237, (2005).
- [Yo-15] Zhimou Xu, M. Suzuki, and S. Yokoyama, "Structure and Optical Band-Gap Energies of Ba<sub>0.5</sub>Sr<sub>0.5</sub>TiO<sub>3</sub> Thin Films Fabricated by RF Magnetron Plasma Sputtering," *Jpn. J. Appl. Phys.* 44, No. 12, pp. 8507-8511 (2005).
- [Yo-16] Y. Tanushi and S. Yokoyama, "Design and Simulation of Ring Resonator Switches using Electro-Optic Materials," *Jpn. J. Appl. Phys.* 45, No. 4B, pp. 3493-3497 (2006).
- [Yo-17] M. Suzuki, Zhimou Xu, Y. Tanushi and S. Yokoyama, "Structural and Optical Properties of Electro-Optic Material: Sputtered (Ba,Sr)TiO<sub>3</sub>," *Jpn. J. Appl. Phys.* 45, No. 4B, pp. 3488-3492 (2006).
- [Yo-18] Zhimou Xu, M. Suzuki, Y. Tanushi, K. Wakushima and S. Yokoyama, "Groove-Buried Optical Waveguides Based on Metal Organic Solution-Derived Ba<sub>0.7</sub>Sr<sub>0.3</sub>TiO<sub>3</sub> Thin Films," *Jpn. J. Appl. Phys.* 45, No. 4B, pp. 3482-3487 (2006).
- [Yo-19] T. Tabei, K. Maeda, S. Yokoyama, and H. Sunami, "Fabrication of spin-coat optical waveguides for optically interconnected LSI and influence of fabrication process on lower layer MOS capacitors," *Jpn. J. Appl. Phys.* 45, No. 4B, pp. 3498-3503 (2006).
- [Yo-20] Zhimou Xu, M. Suzuki, Y. Tanushi, and S. Yokoyama, "Monolithically integrated optical modulator based on polycrystalline Ba<sub>0.7</sub>Sr<sub>0.3</sub>TiO<sub>3</sub> thin films," *Appl. Phys. Lett.* 88, No. 16, 161107 (2006).
- [Yo-21] M. Ooka and S. Yokoyama, "Effect of H<sub>2</sub> Addition during Cu Thin Film Sputtering," *Jpn. J. Appl. Phys.* 45, No. 12, pp. 9058-9062 (2006).
- [Yo-22] Zhimou Xu, Y. Tanushi, M. Suzuki, K. Wakushima, and S. Yokoyama, "Optical properties of amorphous Ba<sub>0.7</sub>Sr<sub>0.3</sub>TiO<sub>3</sub> thin films obtained by metal organic decomposition technique," *Thin Solid Films* 515, pp. 2326-2331 (2006).
- [Yo-23] M. Suzuki, K. Nagata, Y. Tanushi and S. Yokoyama, "Transient Response in Monolithic Mach-Zehnder Optical Modulator using (Ba,Sr)TiO<sub>3</sub> Film Sputtered at Low Temperature on Silicon," to be published in *Jpn. J. App. Phys.* 46, No. 4B (2007).
- [Yo-24] Y. Tanushi and S. Yokoyama, "Compact Multi-Mode Optical Ring Resonators for Interconnection on Si Chips," to be published in *Jpn. J. App. Phys.* 46, No. 4B (2007).

## 国際会議リスト (横山グループ)

- [Yo-C-1] M. Ooka and S. Yokoyama, "Ulrasmall SiO<sub>2</sub> Hole Etching using PFC Alternative Gas with Small Global Greenhouse Effect," *Digest of Pacific Rim Workshop on Transducers and Micro/Nano Technologies (MEMS2002)*, pp. 111-114, (2002).
- [Yo-C-2] M. Kohno, T. Kitajima, S. Hirae and S. Yokoyama, "Evaluation of Surface Contamination by Noncontact Capacitance Method under UV Irradiation," *Extend. Abst. Int. Conf. on Solid State Devices and Materials (SSDM2002)*, pp. 724-725, (2002).
- [Yo-C-3] M. Ooka and S. Yokoyama, "Excellent Contact-Hole Etching with NH<sub>3</sub> Added C5F8 Pulse-Modulated Plasma," *Extend. Abst. Int. Conf. on Solid State Devices and Materials (SSDM2003)*, pp. 454-455, (2003).
- [Yo-C-4] S. Yokoyama, "Fabrication Technology for 26 nm Si MOS Transistors", *The 1st International Workshop on Nanoscale Semiconductor Devices* (Seoul, May 18-19) pp.105-124, (2004). (Invited)
- [Yo-C-5] M. Suzuki and S. Yokoyama, "Anomalous Behavior of Interface Traps of Si MOS Capacitors Contaminated with Organic Molecules," *Abst. Int. Conf. on Solid State Devices and Materials (SSDM2004)*, pp. 530-531, (2004).
- [Yo-C-6] Y. Tanushi, M. Wake, and S. Yokoyama, "Race-Track Optical Ring Resonators with Groove Coupling," *Abst. Int. Conf. on Solid State Devices and Materials (SSDM2004)*, pp. 940-941, (2004).
- [Yo-C-7] Y. Tanushi, M. Wake, K. Wakushima, M. Suzuki, and S. Yokoyama, "Technology for Ring Resonator Switches using Electro-Optic Materials," presented at 1st International Conference on Group IV Photonics (Hong Kong, China, Sept. 29-Oct. 1), WB3, (2004).
- [Yo-C-8] T. Kakite, M. Wake, and S. Yokoyama, "Characterization of Porous Silicon Nitride Formed by Plasma-Enhanced Chemical Vapor Deposition", presented at ECS Symposium H1-843: Dielectric Science and Technology/Electronics (Honolulu, Hawaii, October 3-8), (2004).

- [Yo-C-9] Y. Tanushi and S. Yokoyama, "Design and Simulation of Ring Resonator Switches using Electro-Optic Materials," Abst. Int. Conf. on Solid State Devices and Materials (SSDM2005), pp. 318-319, (2005).
- [Yo-C-10] M. Suzuki, Zhimou Xu, Y. Tanushi and S. Yokoyama, "Structural and Optical Properties of Electro-Optic Material: Sputtered (Ba,Sr)TiO<sub>3</sub>," Abst. Int. Conf. on Solid State Devices and Materials, pp. 732-733, (2005).
- [Yo-C-11] Zhimou Xu, M. Suzuki, Y. Tanushi, K. Wakushima and S. Yokoyama, "Groove-Buried Optical Waveguides Based on Metal Organic Solution-Derived Ba<sub>0.7</sub>Sr<sub>0.3</sub>TiO<sub>3</sub> Thin Films," Abst. Int. Conf. on Solid State Devices and Materials (SSDM2005), pp. 738-739, (2005).
- [Yo-C-12] T. Tabei, K. Maeda, S. Yokoyama, and H. Sunami, "Fabrication of spin-coat optical waveguides for optically interconnected LSI and influence of fabrication process on lower layer MOS capacitors," Abst. Int. Conf. on Solid State Devices and Materials (SSDM2005), pp. 332-333, (2005).
- [Yo-C-13] S. Yokoyama and T. Kakite, "Novel Fabrication Technique of Optical Waveguides using Low Density Silicon Nitride Films Deposited by Plasma-Enhanced Chemical Vapor Deposition," Abst. Int. Conf. on Solid State Devices and Materials (SSDM2005), pp. 736-737, (2005).
- [Yo-C-14] Y. Tanushi and S. Yokoyama, "High-Speed and Low-Voltage Ring Resonator Optical Switches Using Electro- and Magneto-Optic Materials," presented at 2nd International Conference on Group IV Photonics (Antwerp, Belgium, Sept. 21-23), pp. 165 -167, (2005).
- [Yo-C-15] M. Ooka and S. Yokoyama, "Effect of H<sub>2</sub> Addition during Cu Thin Film Sputtering," presented at International Symposium on VLSI Technology, System and Applications (Hsinchu, Taiwan, April 24-26), T72 (2006).
- [Yo-C-16] M. Suzuki, K. Nagata, Y. Tanushi, and S. Yokoyama, "Low Temperature Fabrication of Monolithic Mach-Zehnder Optical Modulator on Silicon using Sputtered (Ba,Sr)TiO<sub>3</sub> and Mechanism of Transient Response," Abst. Int. Conf. on Solid State Devices and Materials (SSDM2006) pp. 48-49, (2006).
- [Yo-C-17] Y. Tanushi and S. Yokoyama, "Compact Multi-Mode Optical Ring Resonators for Interconnection on Si Chips," Abst. Int. Conf. on Solid State Devices and Materials (SSDM2006) pp. 44-45, (2006).

### 論文リスト (宮崎・東グループ)

- [MH-1] W. Mizubayashi, Y. Yoshida, S. Miyazaki and M. Hirose, "Quantitative Analysis of Oxide Voltage and Field Dependence of Time-Dependent Dielectric Soft Breakdown and Hard Breakdown in Ultrathin Gate Oxides," Jpn. J. Appl. Phys., Vol. 41, No. 4B, pp. 2426-2430, (2002).
- [MH-2] T. Kikkawa, N. Fujiwara, H. Yamada and S. Miyazaki, "Energy band structure of Ru/(Ba,Sr)TiO<sub>3</sub>/Si capacitor deposited by inductively-coupled plasma-assisted radio-frequency-magnetron plasma," Appl. Phys. Lett. , Vol. 81, No. 15, pp. 2821-2823, (2002).
- [MH-3] S. Miyazaki, M. Narasaki, M. Ogasawara and M. Hirose, "Chemical and Electronic Structure of Ultrathin Zirconium Oxide Films on Silicon as Determined by Photoelectron Spectroscopy," Solid State Electronics, Vol. 16, pp. 1679-1685, (2002).
- [MH-4] S. Miyazaki, "Characterization of Ultrathin Gate Dielectrics on Silicon by Photoelectron Spectroscopy," Proc of 2001 MRS Workshop Series - Alternatives on to SiO<sub>2</sub> as Gate Dielectric for Future Si-Based Microelectronics, pp. 8, 1-7, (2002).
- [MH-5] A. Teshima and S. Miyazaki, "Improved Perfomance of Amorphous Silicon Photoreceptor by Using a Thick Surface Layer with a Graded-Band-Gap Structure," Jpn. J. Appl. Phys., Vol. 41, No. 11B, pp. L1294-L1296, (2002).
- [MH-6] H. Murakami, T. Mihara, S. Miyazaki and M. Hirose, "Carrier Depletion Effect in the n<sup>+</sup>Poly-Si Gate Side-Wall/SiO<sub>2</sub> Interfaces as Evaluated by Gate Tunnel Leakage Current," Jpn. J. Appl. Phys., Vol. 41, No. 5A, pp. L512-L514, (2002).
- [MH-7] S. Miyazaki, "Characterization of High-k Gate Dielectric/Silicon Interfaces," Appl. Surf. Sci., Vol. 190, 1-4, pp. 66-74, (2002).
- [MH-8] S. Miyazaki, H. Takahashi, H. Yamashita, M. Narasaki and M. Hirose, "Growth and Characterization of Microcrystalline Silicon-Germanium Films," J. Non-Cryst. Solid, Vol. 299-302 Part I, pp. 148-152, (2002).
- [MH-9] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "High-Quality SiO<sub>2</sub>/Si Interface Formation and Its Application to Fabrication of Low-Temperature-Processed Polycrystalline Si Thin-Film Transistor," Jpn. J. Appl. Phys., Vol. 41, pp. 3646-3650, (2002).
- [MH-10] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "Development of High-Performance Polycrystalline Silicon Thin-Film Transistors (TFTs) Using Defect Control Process Technologies," IEEE Electron Device Lett., pp. 407 -409, (2002).
- [MH-11] Y. Darma, R. Takaoka, H. Murakami and S. Miyazaki, "Self-assembling formation of silicon quantum dots with a germanium core by low-pressure chemical vapor deposition," Nanotechnology, Vol. 14, pp. 413-415, (2003).
- [MH-12] S. Miyazaki, H. Yamashita, H. Nakagawa and M. Yamaoka, "Photoemission Study of Interfacial Oxidation in ZrO<sub>2</sub>/Sub-Nanometer SiONx/Si(100) Stacked," Mat. Res. Soc. Symp. Proc., Vol. 747, pp. 281-286, (2003).

- [MH-13] M. Ikeda, Y. Shimizu, H. Murakami and S. Miyazaki, "Multiple-Step Electron Charging in Silicon-Quantum-Dot Floating Gate Metal-Oxide-Semiconductor Memories," Jpn. J. Appl. Phys., Vol. 42, No. 6, pp. 4134-4137, (2003).
- [MH-14] Y. Darma, H. Murakami and S. Miyazaki, "Formation of Nanometer Silicon Dots with Germanium Core by Highly-Selective Low-Pressure Chemical Vapor Deposition," Jpn. J. Appl. Phys., Vol. 42, No. 6, pp. 4129-4133, (2003).
- [MH-15] S. Miyazaki, M. Narasaki A. Suyama M. Yamaoka and H. Murakami, "Electronic Structure and Energy Band Offsets for Ultrathin Silicon Nitride on Si(100)," Appl. Surf. Sci., Vol. 216, 1-4, pp. 252-257, (2003).
- [MH-16] M. Yamaoka, H. Murakami and S. Miyazaki, "Diffusion and Incorporation of Zr into Thermally-Grown SiO<sub>2</sub> on Si(100)," Appl. Surf. Sci., Vol. 216, 1-4, pp. 223-227, (2003).
- [MH-17] D. Abe, S. Inoue, T. Morimura, S. Higashi, T. Shimoda and K. Saito, "High Quality Gate-SiO<sub>x</sub> and SiO<sub>x</sub>/Si Interface Formation at Low Temperature Using Plasma-Enhanced Chemical Vapor Deposition," Jpn. J. Appl. Phys., Vol. 42, pp. L814-L817, (2003).
- [MH-18] N. Kosku, F. Kurisu, M. Takegoshi, H. Takahashi and S. Miyazaki, "High-rate deposition highly crystallized silicon films from inductively coupled plasma," Thin Solid Films, Vol. 435, pp. 39-43, (2003).
- [MH-19] A. Ohta, M. Yamaoka and S. Miyazaki, "Photoelectron Spectroscopy of ultrathin yttrium oxide films on Si(100)," Microelec. Eng., Vol. 72, pp. 154-159, (2004).
- [MH-20] W. Mizubayashi and S. Miyazaki, "Analysis of Soft Breakdown of 2.6-4.9nm-Thick Gate Oxides," Jpn. J. Appl. Phys., Vol. 43, No. 10, pp. 6925-6929, (2004).
- [MH-21] A. Teshima and S. Miyazaki, "New Analytical Modeling for Photoinduced Discharge Characteristics of Photoreceptors," Jpn. J. Appl. Phys., Vol. 43, No. 8A, pp. 5129-5133, (2004).
- [MH-22] Y. Darma, Hideki Murakami and S. Miyazaki, "Influence of Thermal Annealing on Compositional Mixing and Crystallinity of Highly-Selective Grown Si Dots with Ge Core," Appl. Surf. Sci., Vol. 224, No. 1-4, pp. 156-159, (2004).
- [MH-23] S. Miyazaki, "Characterization of Charged States of Silicon-based Quantum Dots and Its Application to Floating Gate MOS Memories," Int. Union of Materials Research Societies-Int. Conf. in Asia-(Hsinchu, Taiwan, Nov. 16-18, 2004), p. F231, (2004).
- [MH-24] K. Torii, H. Ohji, A. Mutoh, T. Kawahara, R. Mitsuhashi, A. Horiuchi, S. Miyazaki and H. Kitajima, "Dielectric Breakdown Characteristics of Poly-Si/HfAlO<sub>x</sub>/SiON Gate Stack," Mat. Res. Soc. Symp. Proc., Vol. 811, p. D2.7 (1-5), (2004).
- [MH-25] A. Sakai, S. Sakashita, M. Sakashita, S. Zaima and S. Miyazaki, "Praseodymium silicate formed by postdeposition high-temperature annealing," Appl. Phys. Lett. , Vol. 85, No. 22, pp. 5322-5324, (2004).
- [MH-26] H. Nakagawa, A. Ohta, F. Takeno, S. Nagamachi, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Interfacial Oxide Layers in Heterostructures of Hafnium Oxides Formed on NH3-nitrided Si(100)," Jpn. J. Appl. Phys., Vol. 43, No. 11B, pp. 7890-7894, (2004).
- [MH-27] W. Mizubayashi, Y. Yoshida, H. Murakami, S. Miyazaki and M. Hirose, "Statistical Analysis of Soft and Hard Breakdown in 1.9-4.8nm-thick Gate Oxides," IEEE Electron Device Lett. , Vol. 25, No. 5, pp. 305-307, (2004).
- [MH-28] A. Ohta, H. Nakagawa, H. Murakami, S. Higashi, T. Kawahara, K. Torii and S. Miyazaki, "Impact of Rapid Thermal O<sub>2</sub> Anneal on Dielectric Stack Structures of Hafnium Aluminate and Silicon Dioxide Formed on Si(100)," Jpn. J. Appl. Phys., Vol. 43, No. 11B, pp. 7831-7836, (2004).
- [MH-29] K. Makihara, Y. Okamoto, H. Nakagawa, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Electrical characterization of Ge microcrystallites by atomic force microscopy using a conducting probe," Thin Solid Films , Vol. 457, pp. 103-108, (2004).
- [MH-30] R. Ishihara, Y. Hiroshima, D. Abe, B.D. van Dijk, P.C. van der Wilt, S. Higashi, S. Inoue, T. Shimoda, J.W. Metselaar, C.I.M. Beenakker, "Single-grain Si TFTs with ECR-PECVD gate SiO<sub>2</sub>," IEEE Trans. Electron Devices, pp. 500-502, (2004).
- [MH-31] Y. Okamoto, K. Makihara, S. Higashi and S. Miyazaki, "Formation of microcrystalline germanium ( $\mu$ -Ge:H) films from inductively coupled plasma CVD," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 12-15, (2005).
- [MH-32] N. Kosku and S. Miyazaki, "High-Rate Growth of Highly-Crystallized Si Films from VHF Inductively-Coupled Plasma CVD," Trans. of the Mat. Res. Soc. of Japan , Vol. 30, No. 1, pp. 279-282, (2005).
- [MH-33] T. Shibaguchi, M. Ikeda, H. Murakami and S. Miyazaki, "Charging and Discharging Characteristics of Stacked Floating Gates of Silicon Quantum Dots," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 709-712, (2005).
- [MH-34] N. Kosku, H. Murakami, S. Higashi and S. Miyazaki, "Influence of substrate dc bias on crystallinity of silicon films grown at a high rate from inductively-coupled plasma CVD," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 39-42, (2005).
- [MH-35] S. Miyazaki, T. Shibaguchi and M. Ikeda, "Characterization of Electronic Charged States of Silicon Nanocrystals as a Floating Gate in MOS Structures," Mat. Res. Soc. Symp. Proc., Vol. 830, pp. 249-254, (2005).
- [MH-36] S. Higashi, H. Kaku, H. Murakami, S. Miyazaki, H. Watakabe, N. Ando and T. Sameshima, "Application of Plasma Jet Crystallization Technique to Fabrication of Thin-Film Transistor," Jpn. J. of Appl. Phys., Vol. 44, No. 3, pp. L108-L110, (2005).

- [MH-37] K. Makihara, Y. Okamoto, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of germanium nanocrystallites grown on  $\text{SiO}_2$  by a conductive AFM probe technique," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 705-708, (2005).
- [MH-38] K. Makihara, H. Deki, H. Murakami, S. Higashi and S. Miyazaki, "Control of the nucleation density of Si quantum dots by remote hydrogen plasma treatment," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 75-78, (2005).
- [MH-39] Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii, "Electrical Characterization of  $\text{HfAlO}_x/\text{SiON}$  Dielectric Gate Capacitors," Trans. of the Mat. Res. Soc. of Japan , Vol. 30, No. 1, pp. 205-208, (2005).
- [MH-40] Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara, K. Torii and Y. Nara, "Characterization of Charge Trapping and Dielectric Breakdown of  $\text{HfAlO}_x/\text{SiON}$  Dielectric Gate Stack," Electrochemical Society (ECS) Trans. in Physics and Chemistry of  $\text{SiO}_2$  and the Si-SiO<sub>2</sub> Interface-5 , Vol. 1, No. 1, pp. 163-172, (2005).
- [MH-41] H. Kaku, S. Higashi, S. Miyazaki, M. Asami, H. Watakabe, N. Andoh and T. Sameshima, "Fabrication of Polycrystalline Si Thin Film Transistor Using Plasma Jet Crystallization Technique," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 283-286, (2005).
- [MH-42] K. Torii, K. Shiraishi, S. Miyazaki, K. Yamabe, M. Boero, T. Chikyow, K. Yamada, H. Kitajima and T. Arikado, "The Role of Oxygen-related Defects on the Reliabilities of  $\text{HfO}_2$ -based High-k Gate Insulators," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 191-195, (2005).
- [MH-43] F. Takeno, A. Ohta, S. Miyazaki, K. Komeda, M. Horikawa and K. Koyama, "Impact of Rapid Thermal Anneal on ALCVD- $\text{Al}_2\text{O}_3/\text{Si}_3\text{N}_4/\text{Si}(100)$  Stack Structures-Photoelectron Spectroscopy," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 213-217, (2005).
- [MH-44] S. Nagamachi, A. Ohta, F. Takeno, H. Nakagawa, H. Murakami, S. Miyazaki, T. Kawahara and K. Torii, "Analysis of Leakage Current through Al/ $\text{HfAlO}_x/\text{SiON}_x/\text{Si}(100)$  MOS Capacitors," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 197-200, (2005).
- [MH-45] H. Kaku, S. Higashi, H. Taniguchi, H. Murakami and S. Miyazaki, "A new crystallization technique of Si films on glass substrate using thermal plasma jet," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 8-11, (2005).
- [MH-46] S. Higashi, H. Kaku, H. Taniguchi, H. Murakami and S. Miyazaki, "Crystallization of Si Films on Glass Substrate Using Thermal Plasma Jet," Thin Solid Films, Vol. 487, pp. 122-125, (2005).
- [MH-47] H. Murakami, Y. Moriwaki, M. Fujitake, D. Azuma, S. Higashi and S. Miyazaki, "Characterization of Atom Diffusion in Polycrystalline Si/SiGe/Si Stacked Gate," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 646-650, (2005).
- [MH-48] H. Murakami, W. Mizubayashi, H. Yokoi, A. Suyama and S. Miyazaki, "Electrical Characterization of Aluminum-Oxynitride Stacked Gate Dielectrics Prepared by a Layer-by-Layer Process of Chemical Vapor Deposition and Rapid Thermal Nitridation," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 640-645, (2005).
- [MH-49] N. Kosku and S. Miyazaki, "HIGH-RATE GROWTH OF HIGHLY-CRYSTALLIZED Si FILMS FROM VHF INDUCTIVELY-COUPLED PLASMA CVD," Thin Solid Films, Vol. 511-512, pp. 265-270, (2006).
- [MH-50] T. Sameshima, H. Watakabe, N. Andoh and S. Higashi, "Pulsed Laser Annealing of Thin Silicon Films," Jpn. J. Appl. Phys., Vol. 45, pp. 2437-2440, (2006).
- [MH-51] K. Makihara, M. Ikeda, S. Higashi and S. Miyazaki, "Study of Charged States of Si Quantum Dots with Ge Core," Electrochemical Society (ECS) Trans., Vol. 3, No. 7, pp. 257-263, (2006).
- [MH-52] N. Kosku and S. Miyazaki, "The Application of very High Frequency Inductively-coupled Plasma to High-Rate Growth of Microcrystalline Silicon Films," J. Non-Cryst. Solid, Vol. 352, pp. 911-914, (2006).
- [MH-53] S. Miyazaki, M. Ikeda and K. Makihara, "Characterization of Electronic Charged States of Si-Based Quantum Dots and Their Application to Floating Gate Memories," Electrochemical Society(ECS) Trans., Vol. 2, No. 1, pp. 157-166, (2006).
- [MH-54] A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Photoemission Study of Ultrathin  $\text{GeO}_2/\text{Ge}$  Heterostructures Formed by UV-O<sub>3</sub> Oxidation," e-Journal of Surface Science and Nanotechnology, Vol. 4, pp. 174-179, (2006).
- [MH-55] S. Miyazaki, A. Ohta, S. Inumiya, Y. Nara and K. Yamada, "Depth Profiling of Chemical and Electronic Structures and Defects of Ultrathin  $\text{HfSiON}$  on  $\text{Si}(100)$ ," Electrochemical Society(ECS) Trans., Vol. 3, No. 3, pp. 171-180, (2006).
- [MH-56] T. Nakayama, K. Shiraishi, S. Miyazaki, Y. Akasaka, K. Torii, P. Ahmet, K. Ohmori, N. Umezawa, H. Watanabe, T. Chikyow, Y. Nara, A. Ohta, H. Iwai, K. Yamada and T. Nakaoka, "Physics of Metal/High-k Interfaces," Electrochemical Society (ECS) Trans., Vol. 3, No. 3, pp. 129-140, (2006).
- [MH-57] K. Shiraishi, K. Torii, Y. Akasaka, T. Nakayama, T. Nakaoka, S. Miyazaki, T. Chikyow, K. Yamada and Y. Nara, "Theoretical Studies on the Physical Properties of Poly-Si and Metal Gates/ $\text{HfO}_2$  Related High-k Dielectrics Interfaces," Electrochemical Society (ECS) Trans., Vol. 1, No. 5, p. 479, (2006).
- [MH-58] A. Yamashita, Y. Okamoto, S. Higashi, S. Miyazaki, H. Watakabe and T. Sameshima, "In-Situ Observation of Rapid Crystalline Growth Induced by Excimer Laser Irradiation to Ge/Si Stacked Structure," Thin Solid Films, Vol. 508, pp. 53-56, (2006).

- [MH-59] K. Shiraishi, T. Nakayama, Y. Akasaka, S. Miyazaki, T. Nakaoka, K. Ohmori, P. Ahmet, K. Torii, H. Watanabe, T. Chikyow, Y. Nara, H. Iwai and K. Yamada, "New Theory of Effective Workfunctions at Metal/High-k Dielectric Interfaces-Application to Metal/High-k  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  Dielectric Interfaces ,," Electrochemical Society (ECS) Trans., Vol. 2, No. 1, p. 25, (2006).
- [MH-60] M. Taira, A. Ohta, H. Nakagawa, S. Miyazaki, K. Yoneda, M. Horikawa and K. Koyama, "Influence of thermal annealing on defect states and chemical structures in ultrathin  $\text{Al}_2\text{O}_3/\text{SiN}/\text{poly-Si}$ ," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 149-152, (2006).
- [MH-61] N. Umezawa, K. Shiraishi, Y. Akasaka, S. Inumiya, A. Uedono, S. Miyazaki, T. Chikyow, T. Ohno, Y. Nara, K. Yamada, "An Unfavorable Effect of Nitrogen Incorporation on Reduction in the Oxygen Vacancy Formation Energy," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 129-132, (2006).
- [MH-62] T. Nagai, M. Ikeda, Y. Shimizu, S. Higashi and S. Miyazaki, "Multistep Electron Charging to and Discharging from Silicon-Quantum-Dots Floating Gate in nMOSFETs," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 137-140, (2006).
- [MH-63] A. Ohta, H. Nakagawa, H. Murakami, S. Higashi, S. Miyazaki, S. Inumiya and Y. Nara, "Photoemission Study of Ultrathin  $\text{HfSiON/Si}(100)$  Systems," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 125-128, (2006).
- [MH-64] T. Okada, S. Higashi, H. Kaku, N. Koba, H. Murakami and S. Miyazaki, "Analysis of Transient Temperature Profile During Thermal Plasma Jet Annealing of Si Films on Quartz Substrate," Jpn. J. Appl. Phys., Vol. 45, pp. 4355-4357, (2006).
- [MH-65] N. Umezawa, K. Shiraishi, H. Watanabe, K. Torii, Y. Akasaka, S. Inumiya, M. Boero, A. Uedono, S. Miyazaki, T. Ohno, T. Chikyow, K. Yamabe, Y. Nara, K. Yamada, "Extensive Studies for Effects of Nitrogen Incorporation into Hf-based High-k Gate Dielectrics ,," Electrochemical Society (ECS) Trans., Vol. 2, No. 1, p. 63, (2006).
- [MH-66] A. Uedono, T. Naito, T. Otsuka, K. Shiraishi, K. Yamabe, S. Miyazaki, H. Watanabe, N. Umezawa, T. Chikyow, Y. Akasaka, S. Kamiyama, Y. Nara and K. Yamada, "Introduction of defects into  $\text{HfO}_2$  gate dielectrics by metal-gate deposition studied using x-ray photoelectron spectroscopy and positron annihilation," J. Appl. Phys., Vol. 100, p. 64501, (2006).
- [MH-67] A. Uedono, K. Ikeuchi, T. Otsuka, K. Shiraishi, K. Yamabe, S. Miyazaki, N. Umezawa, A. Hamid, T. Chikyow, T. Ohdaira M. Muramatsu, R. Suzuki, S. Inumiya, S. Kamiyama, Y. Akasaka, Y. Nara and K. Yamada , "Characterization of  $\text{HfSiON}$  gate dielectrics using monoenergetic positron beams ,," J. Appl. Phys., Vol. 99, p. 54507, (2006).
- [MH-68] S. Higashi, H. Kaku, T. Okada, H. Murakami and S. Miyazaki, "Crystallization of Si in Millisecond Time Domain Induced by Thermal Plasma Jet Irradiation," Jpn. J. Appl. Phys., Vol. 45, pp. 4313-4320, (2006).
- [MH-69] K. Makihara, T. Nagai, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Fabrication of Multiply-Stacked Si Quantum Dots for Floating Gate MOS Devices," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 133-136, (2006).
- [MH-70] J. Nishitani, K. Makihara, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Decay Characteristics of Electronic Charged States of Si Quantum Dots as Evaluated by an AFM/Kelvin Probe Technique," Thin Solid Films, Vol. 508, pp. 190-194, (2006).
- [MH-71] K. Makihara, J. Xu, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Electronic Charged States of P-doped Si Quantum Dots Using AFM/Kelvin Probe," Thin Solid Films, Vol. 508, No. 1-2, pp. 186-189, (2006).
- [MH-72] Y. Munetaka, F. Takeno, A. Ohta, H. Murakami, S. Higashi, S. Miyazaki, "Characterization of FUSI-PtSi Formed on Ultrathin  $\text{HfO}_2/\text{Si}(100)$  by Photoelectron Spectroscopy," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 145-148, (2006).
- [MH-73] H. Nakagawa, A. Ohta, M. Taira, H. Abe, H. Murakami, S. Higashi, S. Miyazaki, "Nitridation of Ge (100) Surfaces by Vacuum-ultra violet (VUV) Irradiation in  $\text{NH}_3$  Ambience," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 153-156, (2006).
- [MH-74] H. Abe, H. Nakagawa, M. Taira, A. Ohta, S. Higashi and S. Miyazaki, "Impact of Nitrogen Incorporation into Yttrium Oxide on Chemical Bonding Features and Electrical Properties," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 157-160, (2006).
- [MH-75] W. Mizubayashi, Y. Yoshida, S. Miyazaki and M. Hirose, "Quantitative Analysis of Oxide Voltage and Field Dependence of Time-Dependent Dielectric Soft Breakdown and Hard Breakdown in Ultrathin Gate Oxides," Jpn. J. Appl. Phys., Vol. 41, No. 4B, pp. 2426-2430, (2002).
- [MH-76] T. Kikkawa, N. Fujiwara, H. Yamada and S. Miyazaki, "Energy band structure of Ru/(Ba,Sr) $\text{TiO}_3/\text{Si}$  capacitor deposited by inductively-coupled plasma-assisted radio-frequency-magnetron plasma," Appl. Phys. Lett. , Vol. 81, No. 15, pp. 2821-2823, (2002).
- [MH-77] S. Miyazaki, M. Narasaki, M. Ogasawara and M. Hirose, "Chemical and Electronic Structure of Ultrathin Zirconium Oxide Films on Silicon as Determined by Photoelectron Spectroscopy," Solid State Electronics, Vol. 46, pp. 1679-1685, (2002).

- [MH-78] S. Miyazaki, "Characterization of Ultrathin Gate Dielectrics on Silicon by Photoelectron Spectroscopy," Proc of 2001 MRS Workshop Series - Alternatives on to  $\text{SiO}_2$  as Gate Dielectric for Future Si-Based Microelectronics, pp. 8, 1-7, (2002).
- [MH-79] A. Teshima and S. Miyazaki, "Improved Performance of Amorphous Silicon Photoreceptor by Using a Thick Surface Layer with a Graded-Band-Gap Structure," Jpn. J. Appl. Phys., Vol. 41, No. 11B, pp. L1294-L1296, (2002).
- [MH-80] H. Murakami, T. Mihara, S. Miyazaki and M. Hirose, "Carrier Depletion Effect in the n<sup>+</sup>Poly-Si Gate Side-Wall/ $\text{SiO}_2$  Interfaces as Evaluated by Gate Tunnel Leakage Current," Jpn. J. Appl. Phys., Vol. 41, No. 5A, pp. L512-L514, (2002).
- [MH-81] S. Miyazaki, "Characterization of High-k Gate Dielectric/Silicon Interfaces," Appl. Surf. Sci., Vol. 190, 1-4, pp. 66-74, (2002).
- [MH-82] S. Miyazaki, H. Takahashi, H. Yamashita, M. Narasaki and M. Hirose, "Growth and Characterization of Microcrystalline Silicon-Germanium Films," J. Non-Cryst. Solid, Vol. 299-302 Part I, pp. 148-152, (2002).
- [MH-83] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "High-Quality  $\text{SiO}_2/\text{Si}$  Interface Formation and Its Application to Fabrication of Low-Temperature-Processed Polycrystalline Si Thin-Film Transistor," Jpn. J. Appl. Phys., Vol. 41, pp. 3646-3650, (2002).
- [MH-84] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "Development of High-Performance Polycrystalline Silicon Thin-Film Transistors (TFTs) Using Defect Control Process Technologies," IEEE Electron Device Lett., pp. 407-409, (2002).
- [MH-85] Y. Darma, R. Takaoka, H. Murakami and S. Miyazaki, "Self-assembling formation of silicon quantum dots with a germanium core by low-pressure chemical vapor deposition," Nanotechnology, Vol. 14, pp. 413-415, (2003).
- [MH-86] S. Miyazaki, H. Yamashita, H. Nakagawa and M. Yamaoka, "Photoemission Study of Interfacial Oxidation in  $\text{ZrO}_2/\text{Sub-Nanometer SiON}_x/\text{Si}(100)$  Stacked," Mat. Res. Soc. Symp. Proc., Vol. 747, pp. 281-286, (2003).
- [MH-87] M. Ikeda, Y. Shimizu, H. Murakami and S. Miyazaki, "Multiple-Step Electron Charging in Silicon-Quantum-Dot Floating Gate Metal-Oxide-Semiconductor Memories," Jpn. J. Appl. Phys., Vol. 42, No. 6, pp. 4134-4137, (2003).
- [MH-88] Y. Darma, H. Murakami and S. Miyazaki, "Formation of Nanometer Silicon Dots with Germanium Core by Highly-Selective Low-Pressure Chemical Vapor Deposition," Jpn. J. Appl. Phys., Vol. 42, No. 6, pp. 4129-4133, (2003).
- [MH-89] S. Miyazaki, M. Narasaki, A. Suyama, M. Yamaoka and H. Murakami, "Electronic Structure and Energy Band Offsets for Ultrathin Silicon Nitride on Si(100)," Appl. Surf. Sci., Vol. 216, 1-4, pp. 252-257, (2003).
- [MH-90] M. Yamaoka, H. Murakami and S. Miyazaki, "Diffusion and Incorporation of Zr into Thermally-Grown  $\text{SiO}_2$  on Si(100)," Appl. Surf. Sci., Vol. 216, 1-4, pp. 223-227, (2003).
- [MH-91] D. Abe, S. Inoue, T. Morimura, S. Higashi, T. Shimoda and K. Saito, "High Quality Gate- $\text{SiO}_x$  and  $\text{SiO}_x/\text{Si}$  Interface Formation at Low Temperature Using Plasma-Enhanced Chemical Vapor Deposition," Jpn. J. Appl. Phys., Vol. 42, pp. L814-L817, (2003).
- [MH-92] N. Kosku, F. Kurisu, M. Takegoshi, H. Takahashi and S. Miyazaki, "High-rate deposition highly crystallized silicon films from inductively coupled plasma," Thin Solid Films, Vol. 435, pp. 39-43, (2003).
- [MH-93] A. Ohta, M. Yamaoka and S. Miyazaki, "Photoelectron Spectroscopy of ultrathin yttrium oxide films on Si (100)," Microelec. Eng., Vol. 72, pp. 154-159, (2004).
- [MH-94] W. Mizubayashi and S. Miyazaki, "Analysis of Soft Breakdown of 2.6-4.9nm-Thick Gate Oxides," Jpn. J. Appl. Phys., Vol. 43, No. 10, pp. 6925-6929, (2004).
- [MH-95] A. Teshima and S. Miyazaki, "New Analytical Modeling for Photoinduced Discharge Characteristics of Photoreceptors," Jpn. J. Appl. Phys., Vol. 43, No. 8A, pp. 5129-5133, (2004).
- [MH-96] Y. Darma, Hideki Murakami and S. Miyazaki, "Influence of Thermal Annealing on Compositional Mixing and Crystallinity of Highly-Selective Grown Si Dots with Ge Core," Appl. Surf. Sci., Vol. 224, No. 1-4, pp. 156-159, (2004).
- [MH-97] S. Miyazaki, "Characterization of Charged States of Silicon-based Quantum Dots and Its Application to Floating Gate MOS Memories," Int. Union of Materials Research Societies-Int. Conf. in Asia-(Hsinchu, Taiwan, Nov. 16-18, 2004), p. F231, (2004).
- [MH-98] K. Torii, H. Ohji, A. Mutoh, T. Kawahara, R. Mitsuhashi, A. Horiuchi, S. Miyazaki and H. Kitajima, "Dielectric Breakdown Characteristics of Poly-Si/HfAlO<sub>x</sub>/SiON Gate Stack," Mat. Res. Soc. Symp. Proc., Vol. 811, p. D2.7 (1-5), (2004).
- [MH-99] A. Sakai, S. Sakashita, M. Sakashita, S. Zaima and S. Miyazaki, "Praseodymium silicate formed by postdeposition high-temperature annealing," Appl. Phys. Lett., Vol. 85, No. 22, pp. 5322-5324, (2004).
- [MH-100] H. Nakagawa, A. Ohta, F. Takeno, S. Nagamachi, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Interfacial Oxide Layers in Heterostructures of Hafnium Oxides Formed on NH<sub>3</sub>-nitrided Si(100)," Jpn. J. Appl. Phys., Vol. 43, No. 11B, pp. 7890-7894, (2004).
- [MH-101] W. Mizubayashi, Y. Yoshida, H. Murakami, S. Miyazaki and M. Hirose, "Statistical Analysis of Soft and Hard Breakdown in 1.9-4.8nm-thick Gate Oxides," IEEE Electron Device Lett., Vol. 25, No. 5, pp. 305-307, (2004).

- [MH-102] A. Ohta, H. Nakagawa, H. Murakami, S. Higashi, T. Kawahara, K. Torii and S. Miyazaki, "Impact of Rapid Thermal O<sub>2</sub> Anneal on Dielectric Stack Structures of Hafnium Aluminate and Silicon Dioxide Formed on Si(100)," Jpn. J. Appl. Phys., Vol. 43, No. 11B, pp. 7831-7836, (2004).
- [MH-103] K. Makihara, Y. Okamoto, H. Nakagawa, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Electrical characterization of Ge microcrystallites by atomic force microscopy using a conducting probe," Thin Solid Films , Vol. 457, pp. 103-108, (2004).
- [MH-104] R. Ishihara, Y. Hiroshima, D. Abe, B.D. van Dijk, P.C. van der Wilt, S. Higashi, S. Inoue, T. Shimoda, J.W. Metselaar, C.I.M. Beenakker, "Single-grain Si TFTs with ECR-PECVD gate SiO<sub>2</sub>," IEEE Trans. Electron Devices, pp. 500-502, (2004).
- [MH-105] Y. Okamoto, K. Makihara, S. Higashi and S. Miyazaki, "Formation of microcrystalline germanium ( $\mu$ -Ge:H) films from inductively coupled plasma CVD," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 12-15, (2005).
- [MH-106] N. Kosku and S. Miyazaki, "High-Rate Growth of Highly-Crystallized Si Films from VHF Inductively-Coupled Plasma CVD," Trans. of the Mat. Res. Soc. of Japan , Vol. 30, No. 1, pp. 279-282, (2005).
- [MH-107] T. Shibaguchi, M. Ikeda, H. Murakami and S. Miyazaki, "Charging and Discharging Characteristics of Stacked Floating Gates of Silicon Quantum Dots," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 709-712, (2005).
- [MH-108] N. Kosku, H. Murakami, S. Higashi and S. Miyazaki, "Influence of substrate dc bias on crystallinity of silicon films grown at a high rate from inductively-coupled plasma CVD," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 39-42, (2005).
- [MH-109] S. Miyazaki, T. Shibaguchi and M. Ikeda, "Characterization of Electronic Charged States of Silicon Nanocrystals as a Floating Gate in MOS Structures," Mat. Res. Soc. Symp. Proc., Vol. 830, pp. 249-254, (2005).
- [MH-110] S. Higashi, H. Kaku, H. Murakami, S. Miyazaki, H. Watakabe, N. Ando and T. Sameshima, "Application of Plasma Jet Crystallization Technique to Fabrication of Thin-Film Transistor," Jpn. J. of Appl. Phys., Vol. 44, No. 3, pp. L108-L110, (2005).
- [MH-111] K. Makihara, Y. Okamoto, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of germanium nanocrystallites grown on SiO<sub>2</sub> by a conductive AFM probe technique," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 705-708, (2005).
- [MH-112] K. Makihara, H. Deki, H. Murakami, S. Higashi and S. Miyazaki, "Control of the nucleation density of Si quantum dots by remote hydrogen plasma treatment," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 75-78, (2005).
- [MH-113] Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii, "Electrical Characterization of HfAlO<sub>x</sub>/SiON Dielectric Gate Capacitors," Trans. of the Mat. Res. Soc. of Japan , Vol. 30, No. 1, pp. 205-208, (2005).
- [MH-114] Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara, K. Torii and Y. Nara, "Characterization of Charge Trapping and Dielectric Breakdown of HfAlO<sub>x</sub>/SiON Dielectric Gate Stack," Electrochemical Society (ECS) Trans. in Physics and Chemistry of SiO<sub>2</sub> and the Si-SiO<sub>2</sub> Interface-5 , Vol. 1, No. 1, pp. 163-172, (2005).
- [MH-115] H. Kaku, S. Higashi, S. Miyazaki, M. Asami, H. Watakabe, N. Andoh and T. Sameshima, "Fabrication of Polycrystalline Si Thin Film Transistor Using Plasma Jet Crystallization Technique," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 283-286, (2005).
- [MH-116] K. Torii, K. Shiraishi, S. Miyazaki, K. Yamabe, M. Boero, T. Chikyow, K. Yamada, H. Kitajima and T. Arikado, "The Role of Oxygen-related Defects on the Reliabilities of HfO<sub>2</sub>-based High-k Gate Insulators," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 191-195, (2005).
- [MH-117] F. Takeno, A. Ohta, S. Miyazaki, K. Komeda, M. Horikawa and K. Koyama, "Impact of Rapid Thermal Anneal on ALCDV-Al<sub>2</sub>O<sub>3</sub>/Si<sub>3</sub>N<sub>4</sub>/Si(100) Stack Structures-Photoelectron Spectroscopy," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 213-217, (2005).
- [MH-118] S. Nagamachi, A. Ohta, F. Takeno, H. Nakagawa, H. Murakami, S. Miyazaki, T. Kawahara and K. Torii, "Analysis of Leakage Current through Al/HfAlO<sub>x</sub>/SiON<sub>x</sub>/Si(100) MOS Capacitors," Trans. of the Mat. Res. Soc. of Japan, Vol. 30, No. 1, pp. 197-200, (2005).
- [MH-119] H. Kaku, S. Higashi, H. Taniguchi, H. Murakami and S. Miyazaki, "A new crystallization technique of Si films on glass substrate using thermal plasma jet," Appl. Surf. Sci., Vol. 244, No. 1-4, pp. 8-11, (2005).
- [MH-120] S. Higashi, H. Kaku, H. Taniguchi, H. Murakami and S. Miyazaki, "Crystallization of Si Films on Glass Substrate Using Thermal Plasma Jet," Thin Solid Films, Vol. 487, pp. 122-125, (2005).
- [MH-121] H. Murakami, Y. Moriwaki, M. Fujitake, D. Azuma, S. Higashi and S. Miyazaki, "Characterization of Atom Diffusion in Polycrystalline Si/SiGe/Si Stacked Gate," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 646-650, (2005).
- [MH-122] H. Murakami, W. Mizubayashi, H. Yokoi, A. Suyama and S. Miyazaki, "Electrical Characterization of Aluminum-Oxynitride Stacked Gate Dielectrics Prepared by a Layer-by-Layer Process of Chemical Vapor Deposition and Rapid Thermal Nitridation," IEICE Trans. on Electronics, Vol. E88-C, No. 4, pp. 640-645, (2005).
- [MH-123] N. Kosku and S. Miyazaki, "HIGH-RATE GROWTH OF HIGHLY-CRYSTALLIZED Si FILMS FROM VHF INDUCTIVELY-COUPLED PLASMA CVD," Thin Solid Films, Vol. 511-512, pp. 265-270, (2006).

- [MH-124] T. Sameshima, H. Watakabe, N. Andoh and S. Higashi, "Pulsed Laser Annealing of Thin Silicon Films," Jpn. J. Appl. Phys., Vol. 45, pp. 2437-2440, (2006).
- [MH-125] K. Makihara, M. Ikeda, S. Higashi and S. Miyazaki, "Study of Charged States of Si Quantum Dots with Ge Core," Electrochemical Society (ECS) Trans., Vol. 3, No. 7, pp. 257-263, (2006).
- [MH-126] N. Kosku and S. Miyazaki, "The Application of very High Frequency Inductively-coupled Plasma to High-Rate Growth of Microcrystalline Silicon Films," J. Non-Cryst. Solid, Vol. 352, pp. 911-914, (2006).
- [MH-127] S. Miyazaki, M. Ikeda and K. Makihara, "Characterization of Electronic Charged States of Si-Based Quantum Dots and Their Application to Floating Gate Memories," Electrochemical Society(ECS) Trans., Vol. 2, No. 1, pp. 157-166, (2006).
- [MH-128] A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Photoemission Study of Ultrathin GeO<sub>2</sub>/Ge Heterostructures Formed by UV-O<sub>3</sub> Oxidation," e-Journal of Surface Science and Nanotechnology, Vol. 4, pp. 174-179, (2006).
- [MH-129] S. Miyazaki, A. Ohta, S. Inumiya, Y. Nara and K. Yamada, "Depth Profiling of Chemical and Electronic Structures and Defects of Ultrathin HfSiON on Si(100)," Electrochemical Society(ECS) Trans., Vol. 3, No. 3, pp. 171-180, (2006).
- [MH-130] T. Nakayama, K. Shiraishi, S. Miyazaki, Y. Akasaka, K. Torii, P. Ahmet, K. Ohmori, N. Umezawa, H. Watanabe, T. Chikyow, Y. Nara, A. Ohta, H. Iwai, K. Yamada and T. Nakaoka, "Physics of Metal/High-k Interfaces," Electrochemical Society (ECS) Trans., Vol. 3, No. 3, pp. 129-140, (2006).
- [MH-131] K. Shiraishi, K. Torii, Y. Akasaka, T. Nakayama, T. Nakaoka, S. Miyazaki, T. Chikyow, K. Yamada and Y. Nara, "Theoretical Studies on the Physical Properties of Poly-Si and Metal Gates/HfO<sub>2</sub> Related High-k Dielectrics Interfaces," Electrochemical Society (ECS) Trans., Vol. 1, No. 5, p. 479, (2006).
- [MH-132] A. Yamashita, Y. Okamoto, S. Higashi, S. Miyazaki, H. Watakabe and T. Sameshima, "In-Situ Observation of Rapid Crystalline Growth Induced by Excimer Laser Irradiation to Ge/Si Stacked Structure," Thin Solid Films, Vol. 508, pp. 53-56, (2006).
- [MH-133] K. Shiraishi, T. Nakayama, Y. Akasaka, S. Miyazaki, T. Nakaoka, K. Ohmori, P. Ahmet, K. Torii, H. Watanabe, T. Chikyow, Y. Nara, H. Iwai and K. Yamada, "New Theory of Effective Workfunctions at Metal/High-k Dielectric Interfaces-Application to Metal/High-k HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub> Dielectric Interfaces," Electrochemical Society (ECS) Trans., Vol. 2, No. 1, p. 25, (2006).
- [MH-134] M. Taira, A. Ohta, H. Nakagawa, S. Miyazaki, K. Yoneda, M. Horikawa and K. Koyama, "Influence of thermal annealing on defect states and chemical structures in ultrathin Al<sub>2</sub>O<sub>3</sub>/SiN/poly-Si," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 149-152, (2006).
- [MH-135] N. Umezawa, K. Shiraishi, Y. Akasaka, S. Inumiya, A. Uedono, S. Miyazaki, T. Chikyow, T. Ohno, Y. Nara, K. Yamada, "An Unfavorable Effect of Nitrogen Incorporation on Reduction in the Oxygen Vacancy Formation Energy," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 129-132, (2006).
- [MH-136] T. Nagai, M. Ikeda, Y. Shimizu, S. Higashi and S. Miyazaki, "Multistep Electron Charging to and Discharging from Silicon-Quantum-Dots Floating Gate in nMOSFETs," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 137-140, (2006).
- [MH-137] A. Ohta, H. Nakagawa, H. Murakami, S. Higashi, S. Miyazaki, S. Inumiya and Y. Nara, "Photoemission Study of Ultrathin HfSiON/Si(100) Systems," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 125-128, (2006).
- [MH-138] T. Okada, S. Higashi, H. Kaku, N. Koba, H. Murakami and S. Miyazaki, "Analysis of Transient Temperature Profile During Thermal Plasma Jet Annealing of Si Films on Quartz Substrate," Jpn. J. Appl. Phys., Vol. 45, pp. 4355-4357, (2006).
- [MH-139] N. Umezawa, K. Shiraishi, H. Watanabe, K. Torii, Y. Akasaka, S. Inumiya, M. Boero, A. Uedono, S. Miyazaki, T. Ohno, T. Chikyow, K. Yamabe, Y. Nara, K. Yamada, "Extensive Studies for Effects of Nitrogen Incorporation into Hf-based High-k Gate Dielectrics," Electrochemical Society(ECS) Trans., Vol. 2, No. 1, p. 63, (2006).
- [MH-140] A. Uedono, T. Naito, T. Otsuka, K. Shiraishi, K. Yamabe, S. Miyazaki, H. Watanabe, N. Umezawa, T. Chikyow, Y. Akasaka, S. Kamiyama, Y. Nara and K. Yamada, "Introduction of defects into HfO<sub>2</sub> gate dielectrics by metal-gate deposition studied using x-ray photoelectron spectroscopy and positron annihilation," J. Appl. Phys., Vol. 100, p. 64501, (2006).
- [MH-141] A. Uedono, K. Ikeuchi, T. Otsuka, K. Shiraishi, K. Yamabe, S. Miyazaki, N. Umezawa, A. Hamid, T. Chikyow, T. Ohdaira M. Muramatsu, R. Suzuki, S. Inumiya, S. Kamiyama, Y. Akasaka, Y. Nara and K. Yamada , "Characterization of HfSiON gate dielectrics using monoenergetic positron beams," J. Appl. Phys., Vol. 99, p. 54507, (2006).
- [MH-142] S. Higashi, H. Kaku, T. Okada, H. Murakami and S. Miyazaki, "Crystallization of Si in Millisecond Time Domain Induced by Thermal Plasma Jet Irradiation," Jpn. J. Appl. Phys., Vol. 45, pp. 4313-4320, (2006).
- [MH-143] K. Makihara, T. Nagai, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Fabrication of Multiply-Stacked Si Quantum Dots for Floating Gate MOS Devices," Trans. of the Mat. Res. Soc. of Japan, Vol. 31, No. 1, pp. 133-136, (2006).

- [MH-144] J. Nishitani, K. Makihara, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Decay Characteristics of Electronic Charged States of Si Quantum Dots as Evaluated by an AFM/Kelvin Probe Technique," *Thin Solid Films*, Vol. 508, pp. 190-194, (2006).
- [MH-145] K. Makihara, J. Xu, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Electronic Charged States of P-doped Si Quantum Dots Using AFM/Kelvin Probe," *Thin Solid Films*, Vol. 508, No. 1-2, pp. 186-189, (2006).
- [MH-146] Y. Munetaka, F. Takeno, A. Ohta, H. Murakami, S. Higashi, S. Miyazaki, "Characterization of FUSI-PtSi Formed on Ultrathin  $\text{HfO}_2/\text{Si}(100)$  by Photoelectron Spectroscopy," *Trans. of the Mat. Res. Soc. of Japan*, Vol. 31, No. 1, pp. 145-148, (2006).
- [MH-147] H. Nakagawa, A. Ohta, M. Taira, H. Abe, H. Murakami, S. Higashi, S. Miyazaki, "Nitridation of Ge(100) Surfaces by Vacuum-ultra violet (VUV) Irradiation in  $\text{NH}_3$  Ambience," *Trans. of the Mat. Res. Soc. of Japan*, Vol. 31, No. 1, pp. 153-156, (2006).
- [MH-148] H. Abe, H. Nakagawa, M. Taira, A. Ohta, S. Higashi and S. Miyazaki, "Impact of Nitrogen Incorporation into Yttrium Oxide on Chemical Bonding Features and Electrical Properties," *Trans. of the Mat. Res. Soc. of Japan*, Vol. 31, No. 1, pp. 157-160, (2006).

### 国際会議リスト（宮崎・東グループ）

- [MH-C-1] S. Miyazaki, H. Takahashi, M. Sagara and M. Hirose, "Growth and Characterization of Amorphous and Microcrystalline Silicon-Germanium Films," *Abst. of 2002 MRS Spring Meeting*, A18.1, San Francisco, April 4, (2002) (Invited).
- [MH-C-2] S. Miyazaki and H. Murakami, "Characterization of Deposition Process of Microcrystalline Silicon-Germanium Films: In-situ Infrared Attenuated Total Reflection and Ex-situ Raman Scattering Studies," *Ext. Abst. of The 5th SANKEN Int. Symp.*, P1.13, pp. 65-66, Osaka, March 14, (2002) (Invited).
- [MH-C-3] S. Miyazaki, "Self-Assembling of Si quantum Dots and Their Application to Memory Devices," *Abst. of The 2nd Vacuum & Surface Sciences Conf. of Asia and Australia*, Mo7, Hong Kong, August 26-30, (2002) (Invited).
- [MH-C-4] S. Miyazaki, "Self-Assembling of Si Quantum Dots and Their Application to Memory Devices," *Abst. of Int. Conf. on Polycrystalline Semiconductors*, 105, p. 56, Nara, Sept. 10-13, (2002) (Invited).
- [MH-C-5] S. Miyazaki, H. Yamashita, H. Nakagawa and M. Yamaoka, "Photoemission Study of Interfacial Oxidation in  $\text{ZrO}_2$ /Sub-Nanometer  $\text{SiON}_x/\text{Si}(100)$  Stacked," *Abst. of 2002 MRS Fall Meeting*, V3.7, Boston, Dec. 2-6, (2002).
- [MH-C-6] S. Miyazaki, M. Narasaki and H. Murakami, "Electronic Structure and Energy Band Offsets for Ultrathin Silicon Nitride on  $\text{Si}(100)$ ," *Abst. of 4th Int. Symp. on Control of Semiconductor Interfaces*, A5-3, Karuizawa, Oct. 21-25, (2002).
- [MH-C-7] M. Yamaoka, H. Murakami and S. Miyazaki, "Diffusion and Incorporation of Zr into Thermally-Grown  $\text{SiO}_2$  on  $\text{Si}(100)$ ," *4th Int. Symp. on Control of Semiconductor Interfaces*, A4-3, Karuizawa, Oct. 21-25, (2002).
- [MH-C-8] N. Kosku, F. Kurisu, M. Takegoshi, H. Takahashi and S. Miyazaki, "High-rate Deposition of Highly-crystallized Silicon Films from Inductively-coupled Plasma," *Meeting Abst. of Joint Int. Plasma Symp. of 6th APCPST, 15th SPSM, and 11th KAPRA*, p. 131, Cheju, July 1-4, (2002).
- [MH-C-9] M. Ichioka, S. Miyazaki, M. Taniguchi, H. Namatame, A. Kimura and H. Sato, "Characterization on As<sup>+</sup> Heavily-Implanted Layer on  $\text{Si}(100)$  by X-ray Photoelectron Spectroscopy," *6th Hiroshima Int. Symp. on Synchrotron Radiation*, P-11, Hiroshima, March 14, (2002).
- [MH-C-10] Y. Darma, R. Takaoka, H. Murakami and S. Miyazaki, "Self-Assembling Formation of Silicon Quantum Dot with Germanium Core by LPCVD," *Proc. 2002 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices*, 7.9, pp. 307-310, Sapporo, July 1-3, (2002).
- [MH-C-11] N. Kosku, F. Kurisu, H. Takahashi and S. Miyazaki, "High-rate deposition of highly-crystallized silicon films from inductively-coupled plasma," *Ext. Abst. of The 5th SANKEN Int. Symp.*, P1.6, pp. 52-53, Osaka, March 14, (2002).
- [MH-C-12] M. Yamaoka, M. Narasaki, H. Murakami and S. Miyazaki, "Photoemission Study of Ultrathin Hafnium Oxide Films Evaporated on  $\text{Si}(100)$ ," *Semiconductor Technology : Proc. of Int. Smiconductor Technology Conf.*, 57, pp. 229-236, Tokyo, Sept. 12-14, (2002).
- [MH-C-13] M. Ikeda, Y. Shimizu, H. Murakami and S. Miyazaki, "Multiple-Step Electron Charging in Si Quantum-Dot Floating Gate MOS Memories," *Dig. of Papers Int. Microprocesses and Nanotechnology Conf.*, 7-7-10, pp. 116-117, Tokyo, Nov. 6-8, (2002).
- [MH-C-14] Y. Darma, H. Murakami and S. Miyazaki, "Formation of Nanometer Silicon Dots with Germanium Core by Highly-Selective Low-Pressure Chemical Vapour Deposition," *Dig. of Papers Int. Microprocesses and Nanotechnology Conf.*, 7B-4-2, pp. 58-59, Tokyo, Nov. 6-8, (2002).
- [MH-C-15] K. Takeuchi, H. Murakami and S. Miyazaki, "Electronic Charging State of Si Quantum Dots formed on Ultrathin  $\text{SiO}_2$  as Evaluated by AFM/Kelvin Probe Method," *Semiconductor Technology: Proc. of Int. Smiconductor Technology Conf.*, 33, pp. 1-8, Tokyo, Sept. 12-14, (2002).

- [MH-C-16] A. Suyama, H. Yokoi, M. Narasaki, W. Mizubayashi, H. Murakami and S. Miyazaki, "Photoemission Study of Aluminum Oxynitride/Si(100) Heterostructures-Chemical Bonding Features and Energy Band Lineup," Ext. Abst. of Inter. Conf. on Solid State Devices and Materials, C-8-3, pp. 760-761, Nagoya, Sept. 17-19, (2002).
- [MH-C-17] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "Effect of SiO<sub>2</sub>/Si Interface Quality on the Performance of Polycrystalline Si Thin-Film Transistor," Dig. Tech. Pap. AM-LCD 02, pp. 41-42, Tokyo, July 10-12, (2002).
- [MH-C-18] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "Defect control Process Technologies for High-Performance Polycrystalline Si Thin-Film Transistor Fabrication," Proc. Seventh Int. Conf. Polycrystalline Semiconductors VII (Nara), in series Solid State Phenomena, 93, pp. 49-54 (2002).
- [MH-C-19] H. Murakami, W. Mizubayashi, H. Yokoi, A. Suyama and S. Miyazaki, "Electrical Characterization of Aluminum-Oxynitride Stacked Gate Dielectrics Prepared by a Layer-by-Layer Process of Chemical Vapor Deposition and Rapid Thermal Nitridation," Ext. Abst. of Inter. Conf. on Solid State Devices and Materials, B-7-1, pp. 712-713, Nagoya, Sept. 17-19, (2002).
- [MH-C-20] S. Miyazaki, "Photoemission Study of High-k Gate Dielectric/Si(100) Heterostructures - Chemical Bonding Features and Energy Band Alignment," Abst. of American Vacuum Society 50th Inter. Symp. and Exhibition, DI-MoM7, Baltimore U.S.A., Nov. 3, (2003) (Invited).
- [MH-C-21] S. Higashi, D. Abe, K. Miyashita, T. Kawamura, S. Inoue and T. Shimoda, "Interface-The Key to High-Performance Poly-Si TFT Fabrication," Tech. Dig. Society for Information Display 2003, pp. 1302-1305, Baltimore U.S.A., (2003) (Invited).
- [MH-C-22] A. Ohta, M. Yamaoka and S. Miyazaki, "Photoelectron Spectroscopy of Ultrathin Yttrium Oxide Films on Si(100)," 13th Bi-annual Conf. on Insulating Films on Semiconductors, GS20, Barcelona, June 18-20, (2003).
- [MH-C-23] N. Kosku, H. Murakami and S. Miyazaki, "High-Rate Deposition of Highly-Crystallized Silicon Films From Inductively-Coupled Plasma," 16th symp. on Plasma Science for Materials, B6-2, p. 114, Tokyo, June 4-5, (2003).
- [MH-C-24] A. Ohta, S. Miyazaki, H. Murakami, T. Kawahara and K. Torii, "Characterization of Dielectric Stack Structures of Hafnium Aluminate and Silicon Dioxide formed on Si(100)," Abst. of The 7th Int. Conf. on Atomically Controlled Surfaces, Interfaces and Nanostructures, 20D74, p. 255, Nara, Nov. 16-20, (2003).
- [MH-C-25] A. Sakai, S. Sakashita, M. Sakashita, S. Zaima, Y. Yasuda and S. Miyazaki, "Praseodymium silicate formation by post-growth high-temperature annealing," Abst. of 2003 MRS Fall Meeting, E3.23, Boston, U.S.A., Dec. 1-4, (2003).
- [MH-C-26] K. Makihara, Y. Okamoto, H. Nakagawa, M. Ikeda, H. Murakami and S. Miyazaki, "Electrical Characterization of Ge Microcrystallites by Atomic Force Microscopy Using a Conduncing Probe," 16th symp. on Plasma Science for Materials, B6-3, p. 115, Tokyo, June 4-5, (2003).
- [MH-C-27] H. Nakagawa, A. Ohta, F. Takeno, H. Murakami and S. Miyazaki, "Characterization of Interfacial Oxide Layers in Heterostructures of Zirconium Oxides Formed on Si(100) and NH<sub>3</sub>-nitrided Si(100) surfaces," Abst. of The 7th Int. Conf. on Atomically Controlled Surfaces, Interfaces and Nanostructures, 20D72, p. 253, Nara, Nov. 16-20, (2003).
- [MH-C-28] A. Ohta, M. Yamaoka, S. Miyazaki, A. Ino, M. Taniguchi, H. Namatame, M. Nakatake, A. Kimura and H. Sato, "Photoelectron Spectroscopy of Ultrathin Yttrium Oxide Films on Silicon," 7th Hiroshima Int. Symp. on Synchrotron Radiation, P13, p. 218, Hiroshima, March 13-14, (2003).
- [MH-C-29] Y. Darma, H. Murakami and S. Miyazaki, "Infuence of Thermal Annealing on Compotional Mixing and Crystallinity of Highly-Selective Grown Si Dots with Ge Core," Ext. Abst. of 1st Int. SiGe Technology and Device Meeting, P2-45, pp. 209-210, Nagoya, Jan. 15-17, (2003).
- [MH-C-30] Y. Darma, K. Takeuchi and S. Miyazaki, "Electronic Charged States of Single Si Quantum Dots with Ge Core as Detected by AFM/Kelviin Probe Technique," Ext. Abst. of 2003 Int. Conf. on Solid State Devices and Materials, E-3-3, pp. 300-301, Tokyo, Sep. 16-18, (2003).
- [MH-C-31] M. Yamaoka, A. Ohta and S. Miyazaki, "Characterization of Hafnium Diffusion into Thermally-Grown SiO<sub>2</sub> on Si(100)," Ext. Abst. of 2003 Int. Conf. on Solid State Devices and Materials, D-8-3L, pp. 810-811, Tokyo, Sep. 16-18, (2003).
- [MH-C-32] M. Yamaoka, A. Ohta and S. Miyazaki, "Characterization of Hafnium Diffusion into Thermally-Grown SiO<sub>2</sub> on Si(100)" Int. Conf. on Solid State Devices and Materials, D-8-3L, pp. 810-811, Tokyo, Sep. 18, (2003).
- [MH-C-33] N. Kosku and S. Miyazaki, "Microcrystalline Silicon Films Form Inductively-coupled Plasma," Proc. of The 20th Symp. on Plasma Processing, P2-47, pp. 319-320, Niigata, Jan. 29-31, (2003).
- [MH-C-34] Y. Darma and S. Miyazaki, "Characterization of Electronic Transport Through Si Dot with Ge Core Using AFM Conducting Probe," Dig. of Papers 2003 Int. Micropocesses and Nanotechnology Conf., 29B-2-3, pp. 22-23, Tokyo, Oct. 29-31, (2003).
- [MH-C-35] Y. Darma and S. Miyazaki, "Thermal Stability of Nanometer Dot Consisting of Si Clad and Ge Core as Detected by Raman and Photoemission Spectroscopy," Proc. 2003 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, 7.3, pp. 145-149, Busan, June 30-July 2, (2003).

- [MH-C-36] K. Makihara, Y. Okamoto, H. Nakagawa, M. Ikeda, H. Murakami and S. Miyazaki, "Local Characterization of Electronic Transport in Microcrystalline Germanium Thin Films by Atomic Force Microscopy Using a Conducting Probe," Proc. 2003 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, 2.4, pp. 37-40, Busan, June 30-July2, (2003).
- [MH-C-37] M. Ikeda, Y. Shimizu, T. Shibaguchi, H. Murakami and S. Miyazaki, "Multiple-Step Electron Charging in Si Quantum-Dot Floating Gate nMOSFETs," Ext. Abst. of 2003 Int. Conf. on Solid State Devices and Materials, E-9-1, pp. 846-847, Tokyo, Sep. 16-18, (2003).
- [MH-C-38] T. Shibaguchi, Y. Shimizu, M. Ikeda, H. Murakami and S. Miyazaki, "Analysis of Charging Characteristics in MOSFETs with a Si-Quantum-Dots Floating Gate," Proc. 2003 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, 7.4, pp. 151-154, Busan, June 30-July 2, (2003).
- [MH-C-39] K. Makihara, K. Takeuchi, M. Ikeda, H. Murakami and S. Miyazaki, "Characterization of Nucleation and Growth of Ge Microcrystallites by AFM (Atomic Force Microscopy) with a Conducting Probe," Proc. of The 20th Symp. on Plasma Processing, P2-48, pp. 321-322, Niigata, Jan. 29-31, (2003).
- [MH-C-40] S. Miyazaki, "Characterization of Charged States of Silicon-based Quantum Dots and Its Application to Floating Gate MOS Memories," Abst. of Int. Union of Materials Research Societies-Int. Conf. in Asia-, F-I-08, p. 208, Hsinchu, Taiwan, Nov. 16-18, (2004) (Invited).
- [MH-C-41] S. Miyazaki, "Charging/Discharging Characteristics of Silicon Quantum Dots and Their Application to Memory Devices," Abst. of The 2004 Joint Conf. of The 7th Int. Conf. on Advanced Surface Enginnering (ASE2004) and The 2nd Int. Conf. on Surface and Interface Science and Engineering (SISE 2004) FSISE 2004, No. 270, p. 138, Guangzhou, China, May 14-16, (2004) (Invited).
- [MH-C-42] S. Miyazaki, "Electrical Charging Characteristics of Silicon Dots Floating Gates in MOS Devices," Proc. of 7th China-Japan Symp. on Thin Films, [3], pp. 7-10, Chengdu Sichuan, China, Sep. 20-22, (2004) (Invited).
- [MH-C-43] Y. Okamoto, K. Makihara, S.Higashi and S.Miyazaki, "Formation of Microcrystalline Germanium ( $\mu$ c-Ge:H) Films from Inductively-Coupled Plasma CVD," Abst. of 12th Int. Conf. on Solid Films and Surfaces, A2-3, p. 10, Hamamatsu, June 21-25, (2004).
- [MH-C-44] N. Kosku, H. Murakami, S. Higashi and S. Miyazaki, "Influence of Substrate DC Bias on Crystallinity of Si Films Grown at a High Rate from Inductively-Coupled Plasma CVD," Abst. of 12th Int. Conf. on Solid Films and Surfaces, P2-26, p. 202, Hamamatsu, June 21-25, (2004).
- [MH-C-45] N. Kosku, S. Higashi and S. Miyazaki, "High-Rate Growth of Highly-Crystallized Si Films from VHF Inductively-Coupled Plazma CVD," Abst. of Int. Union of Materials Research Societies-Int. Conf. in Asia-, E-O-08, p. 176, Hsinchu, Taiwan, Nov. 16-18, (2004).
- [MH-C-46] S. Miyazaki, T. Shibaguchi and M. Ikeda, "Characterization of Electronic Charged States of Silicon Nanocrystals as a Floating Gate in MOS Structures," Abst. of 2004 MRS Fall Meeting, D5.8, Boston, U.S.A., Nov. 29-Dec. 3, (2004).
- [MH-C-47] S. Miyazaki, T. Shibaguchi and M. Ikeda, "Characterization of Charged States of Si Quantum Dots Floating Gate in MOS Structures," Abst. of Electrochemical Society - Int. Symp. on Nanoscale Devices and Materials, No. 1013, Hawai, Oct. 3-8, (2004).
- [MH-C-48] N. Kosku and S. Miyazaki, "Insights into High-Rate Growth of Highly-Crystallized Silicon Films from Inductively-Coupled Plasma of H<sub>2</sub>-diluted SiH<sub>4</sub>-Comparison between RF- and VHF-ICP," The 3rd Asian Conf. on Chemical Vapor Deposition, A21, p. 52, Taipei, Taiwan, Nov. 12-14, (2004).
- [MH-C-49] K. Makihara, H. Deki, H. Murakami, S. Higashi and S. Miyazaki, "Control of the Nucleation Density of Si Quantum Dots by Remote Hydrogen Plasma Treatment," Abst. of 12th Int. Conf. on Solid Films and Surfaces, A5-2, p. 137, Hamamatsu, June 21-25, (2004).
- [MH-C-50] H. Kaku, S.Higashi, H.Taniguchi, H.Murakami and S.Miyazaki, "A new crystallization technique of Si flms on glass substrate using thermal plasma jet," Abst. of 12th Int. Conf. on Solid Films and Surfaces, A1-4, p. 7, Hamamatsu, June 21-25, (2004).
- [MH-C-51] T. Shibaguchi, M. Ikeda, H. Murakami and S. Miyazaki, "Charging and Discharging Characteristics of Stacked Floating Gates of Silicon Quantum Dots," Ext. Abst. of 2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices, A10.4, pp. 273-276, Nagasaki, June 30-July 2, (2004).
- [MH-C-52] N. Kosku and S. Miyazaki, "High-Rate Growth of Highly-Crystallized Si Films from VHF Inductively-Coupled Plazma CVD," Proc. of 4th Int. Symp. on Dry Process, P-25, pp. 145-150, Tokyo, Nov. 30-Dec.1, (2004).
- [MH-C-53] M. Sugimura, A. Ohta, H. Nakagawa, T. Shibaguchi, S. Higashi and S. Miyazaki , "Evaluation of Electronic Defect States at Poly-Si/HfO<sub>2</sub> Interface by Photoelectron Yield Spectroscopy," Ext. Abst. of 2004 Int. Conf. on Solid State Devices and Materials, C-9-4, pp. 792-793, Tokyo, Sep. 15-17, (2004).
- [MH-C-54] A. Ohta, S. Miyazaki, H. Murakami, T. Kawahara and K. Torii, "Impact of Rapid Thermal O<sub>2</sub>-Anneal on Dielectric Stack Structures of Hafnium Aluminate and Silicon Dioxide Formed on Si(100)," Ext. Abst. of 2004 Int. Workshop on Dielectric Thin Films for Future ULSI Devoces : Science and Technology, pp. 97-98, Tokyo, May 26-28, (2004).

- [MH-C-55] H. Nakagawa, A. Ohta, F. Takeno, S. Nagamachi, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Interfacial Oxide Layers in Heterostructures of Hafnium Oxides Formed on NH<sub>3</sub>-nitrided Si(100)," Ext. Abst. of 2004 Int. Workshop on Dielectric Thin Films for Future ULSI Devices : Science and Technology, pp. 35-36, Tokyo, May 26-28, (2004).
- [MH-C-56] S. Higashi, H. Kaku, H. Murakami, S. Miyazaki, M. Asami, H. Watakabe, N. Ando and T. Sameshima, "Crystallization of Si Thin Film Using Thermal Plasma Jet and Its Application to Thin-Film Transistor Fabrication," Proc. Int. Workshop on Active-Matrix Liquid-Crystal Displays 2004, pp. 179-180, Tokyo Japan, Aug. 25-27, (2004).
- [MH-C-57] K. Makihara, Y. Okamoto, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Germanium Nanocrystallites Grown on SiO<sub>2</sub> by a Conductive AFM Probe Technique," Ext. Abst. of 2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices, A10.5, pp. 277-280, Nagasaki, June 30-July 2, (2004).
- [MH-C-58] T. Nagai, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Photo-Induced Electron Charging to Silicon-Quantum-Dot Floating Gate in Metal-Oxide-Semiconductor Memories," Ext. Abst. of 2004 Int. Conf. on Solid State Devices and Materials, H-2-4, pp. 126-127, Tokyo, Sep. 15-17, (2004).
- [MH-C-59] S. Higashi, H. Kaku, H. Taniguchi, H. Murakami and S. Miyazaki, "Crystallization of Si Films on Glass Substrate Using Thermal Plasma Jet," Int. Conf. Polycrystalline Semiconductors 2004, Potsdam, Germany, Sep. 5-10, (2004).
- [MH-C-60] K. Makihara, H. Nakagawa, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Fabrication of Multiply-Stacked Structures of Si Quantum-Dots Embedded in SiO<sub>2</sub> by Combination of Low-Pressure CVD and Remote Plasma Treatments," Dig. of Papers 2004 Int. Microprocesses and Nanotechnol. Conf., 28P-6-68L, pp. 216-217, Tokyo, Oct. 27-29, (2004).
- [MH-C-61] H. Murakami, Y. Moriwaki, M. Fujitake, D. Azuma, S. Higashi and S. Miyazaki, "Characterization of Atom Diffusion in Polycrystalline Si/SiGe/Si Stacked Gate," Ext. Abst. of 2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices, B6.3, pp. 189-193, Nagasaki, June 30-July 2, (2004).
- [MH-C-62] S. Miyazaki, "Electron charging and discharging characteristics of Si-based quantum dots floating gate," Abst. of The Second Int. Symp. on Point Defects and Nonstoichiometry, Th-A1-1, p. 19, Kaohsiung, Taiwan, Oct 3-5, (2005) (Invited).
- [MH-C-63] S. Miyazaki, "Control of Discrete Charged States in Si-Based Quantum Dots and Its Application to Floating Gate Memories," Abst. of The 4th Int. Symp. Surface Science and Nanotechnology, Th-A6(I), p. 540, Omiya, Nov. 14-17, (2005) (Invited).
- [MH-C-64] S. Miyazaki, "High Rate Growth of Crystalline Si and Ge Films from Inductively-Coupled Plasma," SREN 2005 Int. Conf. on Solar Renewable Energy News, Low Energy Buildings, Research of Historical Artifacts, Section 1-1, Florence, Italy, April 2-8, (2005) (Invited).
- [MH-C-65] S. Miyazaki, "Self-Assembling Formation of Si-based Quantum Dots and Control of Their Electric Charged States for Multi-valued Memories," SPIE Conf. on Nanofabrication: Technologies, Devices, and Applications II (SA111) at Optics East, No. OE05-SA111-41, Boston, Oct. 23-26, (2005) (Invited).
- [MH-C-66] M. Ikeda and S. Miyazaki, "Self-Assembling Formation of Si Quantum Dots and its Application to Floating Gate MOS Devices," Japan-Korea Special Symp. on "Evaluation and Outlook of Oxide Nonvolatile Memories" in The 16th Symp. of The Materials Research Society of Japan, G2-I03-G, Tokyo, Dec. 9-11, (2005) (Invited).
- [MH-C-67] S. Higashi, "Rapid Thermal Annealing of Thin Films in Millisecond Time Domain Using Thermal Plasma Jet," Dig. Tech. Papers of Int. Workshop on Active-Matrix Liquid-Crystal Displays 2005, pp. 75-78, Kanazawa, July 6-8, (2005) (Invited).
- [MH-C-68] S. Miyazaki, "Control of Charged States of Silicon-Based Quantum Dots and Its Application to Floating Gate MOS Memories," Abst. of First Int. Workshop on New Group IV Semiconductor Nanoelectronics, Session V-2, pp. 39-40, Sendai, May 27-28, (2005) (Invited).
- [MH-C-69] S. Higashi, "Rapid Thermal Annealing Technique Using Thermal Plasma Jet and its Application to Thin Film Transistor Fabrication," Tech. Dig. of 12th Int. Display Workshop/ Asia Display 2005, pp. 285-288, Takamatsu, Dec. 6-9, (2005) (Invited).
- [MH-C-70] A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Photoemission Study of Ultrathin GeO<sub>2</sub>/Ge Heterostructures Formed by UV-O<sub>3</sub> Oxidation," Abst. of The 4th Int. Symp. Surface Science and Nanotechnology, Th-A9, p. 543, Omiya, Nov. 14-17, (2005).
- [MH-C-71] K. Shiraishi, K. Torii, Y. Akasaka, T. Nakayama, T. Nakaoka, S. Miyazaki, T. Chikyow, K. Yamada and Y. Nara, "Theoretical Studies on the Physical Properties of Poly-Si and Metal Gates/HfO<sub>2</sub> Related High-k Dielectrics Interfaces," 208th Electrochemical Society (ECS) Meeting, 552, p. 552, Los Angeles, California, Oct. 16-21, (2005).
- [MH-C-72] Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii, "Characterization of Charge Trapping and Dielectric Breakdown of HfAlO<sub>x</sub>/SiON Dielectric Gate Stack," 208th Electrochemical Society (ECS) Meeting, p. 739, Los Angeles, California, Oct. 16-21, (2005).

- [MH-C-73] H. Nakagawa, Fumito Takeno, A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Chemical Bonding Features of NH<sub>3</sub>-Annealed Hafnium Oxides Formed on Si(100)," Ext. Abst. of the 10th Workshop on Gate Stack Technology and Physics, pp. 285-290, Mishima, Jan. 28-29, (2005).
- [MH-C-74] H. Nakagawa, F. Takeno, A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Chemical Bonding Features of NH<sub>3</sub>-Annealed Hafnium Oxides Formed on Si(100)," 8th Atomically Controlled Surfaces, Interfaces and Nanostructures (ACSIN-8), p. 102, Stockholm, June 19-23, (2005).
- [MH-C-75] T. Sakata, H. Murakami, S. Higashi and S. Miyazaki, "Growth of Crystallized Ge Films from VHF Inductively-Coupled Plasma of H<sub>2</sub>-Diluted GeH<sub>4</sub>," Proc. of Int. Symp. on Dry Process, 9-02, pp. 233-234, Jeju, Nov. 28-30, (2005).
- [MH-C-76] N. Kosku and S. Miyazaki, "High-Rate Growth of Highly-Crystallized Si Films from VHF Inductively-Coupled Plasma CVD," The European Materials Research Society (E-MRS), F/PII.08, France, May 31 to June 3, (2005).
- [MH-C-77] S. Miyazaki and N. Kosku, "The Application of very High Frequency Inductively-coupled Plasma to High-Rate Growth of Microcrystalline Silicon Films," 21st Int. Conf. on Amorphous and Nanocrystalline Semiconductors, TP1.1, Lisbon, Portugal, Sep. 4-9, (2005).
- [MH-C-78] J. Xu, K. Makihara, H. Deki, Y. Kawaguchi, H. Murakami, S. Higashi and S. Miyazaki, "Light Emitting Diode with MOS Structures Containing Multiple-Stacked Si Quantum Dots," Abst. of 2005 China Int. Conf. on Nanoscience & Technology, p. 126, Beijing, China, Jun. 9-12, (2005).
- [MH-C-79] K. Makihara, J. Xu, H. Deki, Y. Kawaguchi, H. Murakami, S. Higashi and S. Miyazaki, "Light Emitting Devices from Multilayered Si Quantum Dots Structures," Abst. of 2005 Int. Meeting for Future of Electron Devices, P-D5, pp. 93-94, (Kyoto, April 11-13, (2005).
- [MH-C-80] K. Makihara, J. Xu, H. Deki, Y. Kawaguchi, H. Murakami, S. Higashi and S. Miyazaki, "Fabrication of Multiply-Stacked Structures Consisting of Si-QDs with Ultrathin SiO<sub>2</sub> and Its Application of Light Emitting Diodes," Abst. of First Int. Workshop on New Group IV Semiconductor Nanoelectronics, P-13, pp. 47-48, Sendai, May 27-28, (2005).
- [MH-C-81] A. Yamashita, Y. Okamoto, S. Higashi, S. Miyazaki, H. Watakabe and T. Sameshima, "In-Situ Observation of Rapid Crystalline Growth Induced by Excimer Laser Irradiation to Ge/Si Stacked Structure," Abst. of The Fourth Int. Conf. on Silicon Epitaxy and Heterostructures (ICSI-4), 24F-2, pp. 44-45, Awaji Island, Japan, May 23-26, (2005).
- [MH-C-82] K. Makihara, Y. Kawaguchi, H. Murakami, S. Higashi and S. Miyazaki, "The Application of Maltiple-Stacked Si Quantum Dots to Light Emitting Diodes," Abst. of 2005 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, A9.3, pp. 173-176, Seoul, Korea, June 28-30, (2005).
- [MH-C-83] T. Nagai, M. Ikeda, Y. Shimizu, S. Higashi and S. Miyazaki, "Characterization of MultiStep Electron Charging to Silicon-Quantum-Dot Floating Gate by Applying Pulsed Gate Biases," Ext. Abst. of The 2005 Int. Conf.on Solid State Devices and Materials, G-2-6, pp. 174-175, Kobe, Sep 13-15, (2005).
- [MH-C-84] T.Okada, S.Higashi, H.Kaku, N.Koba, H.Murakami and S.Miyazaki, "Control of Substrate Surface Temperature in Millisecond Annealing Technique Using Thermal Plasma Jet," Proce. of Int. Symp. on Dry Process, pp. 405-406, Jeju, Nov. 28-30, (2005).
- [MH-C-85] T. Okada, S. Higashi, H. Kaku, H. Murakami and S. Miyazaki, "Analysis of Transient Temperature Profile During Thermal Plasma Jet Annealing of Si Films on Quartz Substrate," Dig. Tech. Papers of 2005 Int. Workshop on Active-Matrix Liquid-Crystal Displays, TFTp1-3, pp. 171-174, Kanazawa, July 6-8, (2005).
- [MH-C-86] H. Kaku, S. Higashi, T. Okada, H. Murakami, S. Miyazaki, H. Watakabe, N. Andoh and T. Sameshima, "Fabrication of Polycrystalline Si Thin Film Transistor using Plasma Jet Crystallization Technique," Abst. of 2005 Int. Meeting for Future of Electron Devices, P-D4, pp. 91-92, Kyoto, April 11-13, (2005).
- [MH-C-87] J. Nishitani, K. Makihara, Y. Darma, H. Murakami, S. Higashi and S. Miyazaki, "Experimental Evidence of Coulombic Interaction among Stored Charges in Single Si Dot as Detected by AFM/Kelvin Probe Technique" Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, A9.4, pp. 177-180, Seoul, Korea, June 28-30, (2005).
- [MH-C-88] J. Nishitani, K. Makihara, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Decay Characteristics of Electronic Charged States of Si Quantum Dots as Evaluated by an AFM/Kelvin Probe Technique," Abst. of The Fourth Int. Conf. on Silicon Epitaxy and Heterostructures (ICSI-4), 25P2-32, pp. 294-295, Awaji Island, Japan, May 23-26, (2005).
- [MH-C-89] K. Makihara, J. Xu, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Electronic Charged States of P-doped Si Quantum Dots Using AFM/Kelvin Probe," Abst. of The Fourth Int. Conf. on Silicon Epitaxy and Heterostructures (ICSI-4), 23D-6, pp. 32-33, Awaji Island, Japan, May 23-26, (2005).
- [MH-C-90] S. Miyazaki, M. Ikeda and K. Makihara, "Characterization of Electronic Charged States of Si-Based Quantum Dots and Their Application to Floating Gate Memories," 209th Electrochemical Society (ECS) Meeting, I1-390, p. 390, Denver, Colorado, May 7-12, (2006) (Invited).

- [MH-C-91] S. Miyazaki, A. Ohta, Y. Pei, S. Inumiya, Y. Nara and K. Yamada, "Depth Profiling of Chemical and Electronic Structures and Defects of Ultrathin HfSiON on Si(100)," 210th Electrochemical Society (ECS) Meeting, E4-1104, p. 1104, Cancun, Mexico, Oct. 29-Nov. 3, (2006) (Invited).
- [MH-C-92] K. Makihara, M. Ikeda, S. Higashi and S. Miyazaki, "Study of Charged states of Si Quantum Dots with Ge Core," 210th Electrochemical Society (ECS) Meeting, p. 1425, Cancun, Mexico, Oct. 29-Nov. 3, (2006).
- [MH-C-93] T. Okada, S. Higashi, N. Koba, H. Kaku, H. Murakami, S. Miyazaki, "Impact of He Addition on the Substrate Surface Temperature During Rapid Thermal Annealing Induced by Ar Thermal Plasma Jet Irradiation," Abst. of 8th Int.l Conf. on Advanced Surface Engineering, PB-21, p. 73, Tokyo, Apr. 25-16, (2006).
- [MH-C-94] S. Miyazaki, K. Makihara, M. Ikeda, "Characterization of Electronic Charged States of Si-based Quantum Dots for Multi-valued MOS Memories," Proceedings of The 8th Int. Conf. on Solid-State and Integrated-Circuit Technology, C3.14, pp. 736-739, Shanghai, China, Oct. 23-26, (2006) (Invited).
- [MH-C-95] S. Miyazaki, K. Makihara and M. Ikeda, "Control of Electronic Charged States of Si-based Quantum Dots for Floating Gate Application," 2nd Int. Workshop on New Group IV Semiconductor Nanoelectronics, I-10, Oct. 2- 3, Sendai, (2006) (Invited).
- [MH-C-96] S. Miyazaki, "Self-assembling formation of Silicon-based quantum dots and control of their electric charged states for multi-valued memories," Abst. of 2006 RCIQE Int. Seminar for 21st Century COE Prog. Quantum Nanoelectronics for Meme-Media-Based Information Technologies (IV), Fr-1, pp. 41-44, Hokkaido, Feb. 9-10, (2006) (Invited).
- [MH-C-97] S. Miyazaki, A. Ohta, Y. Pei, S. Inumiya and Y. Nara, "Influences of Nitrogen Incorporation on Electronic Structure and Electrical Properties of Ultrathin Hafnium Silicate," The E-MRS 2006 Spring Meeting, L-4a, France, Nice, May 29 to June 2, (2006) (Invited).
- [MH-C-98] T. Sakata, K. Makihara, S. Higashi and S. Miyazaki, "Formation of Highly-Crystallized Ge:H Films from VHF Inductively-Coupled Plasma of GeH<sub>4</sub>," 2nd Int. WorkShop on New Group IV Semiconductor Nanoelectronics, P-21, Sendai, Oct. 2- 3, (2006).
- [MH-C-99] K. Makihara, T. Nagai, M. Ikeda, Y. Kawaguchi, H. Murakami, S. Higashi, S. Miyazaki, "Charging and Discharging Characteristics of P-doped Si Quantum Dots Floating Gate," Abst. of The 2006 Int. Meeting for Future of Electron Devices, PB-2, pp. 67-68, Kyoto, Apr. 24-26, (2006).
- [MH-C-100] K. Sakaike, S. Higashi, H. Kaku, T. Sakata, H. Murakami and S. Miyazaki, "Semiconductor Diode Laser Annealing of Amorphous Ge Films," 2nd Int. WorkShop on New Group IV Semiconductor Nanoelectronics, P-23, Sendai, Oct. 2- 3, (2006).
- [MH-C-101] H. Nakagawa, A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Characterization of Chemical Bonding Features of Silicon Oxynitride Films Formed on Ge(100) Surface," 2nd Int. Workshop on New Group IV Semiconductor Nanoelectronics, P-22, Sendai, Oct. 2- 3, (2006).
- [MH-C-102] H. Nakagawa, A. Ohta, H. Murakami, S. Higashi and S. Miyazaki, "Photoemission Study of HfO<sub>2</sub>/Ge(100) Stacked Structures," Ext. Abst. of 2006 Int. Workshop on Dielectric Thin Films For Future ULSI Devices -Science and Technology, pp. 13-14, Kanagawa, Nov. 8-10, (2006).
- [MH-C-103] K. Makihara, Y. Kawaguchi, H. Murakami, S. Higashi, S. Miyazaki, "Characterization of Electronic Charged States of Impurity Doped Si Quantum Dots Using AFM/Kelvin Probe Technique," Abst. of IUMRS-ICA-2006, 5-O-7, p. 82, Cheju, Sep. 10-14, (2006).
- [MH-C-104] A. Ohta, H. Nakagawa, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara, K. Torii and Y. Nara, "Characterization of Dielectric Stack Structures of Hafnium Silicate and Silicon Oxynitride formed on Si(100)," Ext. Abst. of 2006 Int. Workshop on Dielectric Thin Films For Future ULSI Devices -Science and Technology, pp. 31-32, Kanagawa, Nov. 8-10 (2006).
- [MH-C-105] Y. Pei, A. Ohta, H. Murakami, S. Higashi, S. Miyazaki, T. Akasaka and Y. Nara, "Analysis of Leakage Current through Ultrathin HfSiO<sub>x</sub>N/SiO<sub>2</sub> Stack Gate Dielectric Capacitors with TiN/W/TiN Gate," Ext. Abst. of 2006 Int. Workshop on Dielectric Thin Films For Future ULSI Devices -Science and Technology, pp. 107-108, Kanagawa, Nov. 8-10, (2006).
- [MH-C-106] T. Okada, S. Higashi, H. Kaku, N. Koba, H. Murakami and S. Miyazaki, "Effect of He Addition on the Heating Characteristics of Substrate Surface Irradiated by Ar Thermal Plasma Jet," Proc. of Int. Symp. on Dry Process, pp. 317-318, Aichi, Nov. 29-30, (2006).
- [MH-C-107] A. Ohta, S. Miyazaki, Y. Akasaka, H. Watanabe, K. Shiraishi, K. Yamada, S. Inumiya and Y. Nara, "A New Insight into Control of Fermi Level Pinning in TiN/HfSiON Gate Stack," Ext. Abst. of 2006 Int. Workshop on Dielectric Thin Films For Future ULSI Devices -Science and Technology, pp. 61-62, Kanagawa, Nov. 8-10, (2006).
- [MH-C-108] S. Higashi, H. Kaku, T. Okada, H. Murakami and S. Miyazaki, "Ultrarapid Thermal Annealing Induced by Plasma Jet Irradiation and Its Application to Thin Film Transistor Fabrication," Ext. Abs. Int. 21st Century COE Symp. on Atomistic Fabrication Tech., pp. 55-56, Osaka, Oct. 19-20, (2006).
- [MH-C-109] K. Makihara, Y. Kawaguchi, M. Ikeda, H. Murakami, S. Higashi and S. Miyazaki, "Fabrication of Multiple-Stacked Si Quantum Dots and Its Application to Light Emitting Diodes," The 4th Int.l Symp. on Nanotechnology, P-3-19, pp. 168-169, Tokyo, Feb. 20-21, (2006).

- [MH-C-110] K. Makihara, Y. Kawaguchi, M. Ieda, H. Murakami, S. Higashi, S. Miyazaki, "Phosphorus Doping to Si Quantum Dots and Its Floating Gate Application," Abst. of 2006 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, ED 2006-83, Sendai, July 3-5, (2006).
- [MH-C-111] A. Ohta, A. Ohta, H. Yoshinaga, H. Murakami, D. Azuma, Y. Munetaka, S. Higashi, S. Miyazaki, T. Aoyama, K. Kosaka and K. Shibahara, "Evaluation of Chemical Structures and Work Function of NiSi near the Interface between Nickel Silicide and SiO<sub>2</sub>," Ext. Abst. of 2006 Int. Conf. of Solid State of Device and Materials, J-2-1, pp. 216-217, Yokohama, Sep. 13-15, (2006).
- [MH-C-112] T. Okada, S. Higashi, H. Kaku, T. Yorimoto, H. Murakami and S. Miyazaki, "Growth of Si Crystalline in SiO<sub>x</sub> Films Induced by Millisecond Rapid Thermal Annealing Using Thermal Plasma Jet," Proc. of the 3rd Int. TFT Conf., 5a.3, pp. 82-85, Rome, Italy, Jan. 25-26, (2007).
-

## 4. 業績

---

4.3 業績リスト

4.3.2 出願特許

---

## 特許リスト（岩田・佐々木グループ）

- [IS-P-1] 画像の直交変換回路, 特願 2002-262316, 出願平成 14 年 9 月 9 日, 発明者: 片山光亮、岩田穆, 出願人: 岩田穆.
- [IS-P-2] マッチングプロセッサ, 特願 2002-307455, 出願平成 14 年 10 月 22 日, 発明者: 山本美子、岩田穆, 出願人: 広島県産業科学技術研究所, 岩田穆.
- [IS-P-3] マッチングプロセッサ, 特願 2002-307479, 出願平成 14 年 10 月 22 日, 発明者: 山本美子、岩田穆, 出願人: 広島県産業科学技術研究所, 岩田穆.
- [IS-P-4] マッチングプロセッサ, 特願 2002-307739, 出願平成 14 年 10 月 22 日, 発明者: 山本美子、岩田穆, 出願人: 広島県産業科学技術研究所, 岩田穆.
- [IS-P-5] プログラマブル・アナログデジタル変換器, 特願 2002-367136, 出願平成 14 年 12 月 18 日, 発明者: 岩田穆、山口圭治, 出願人: J S T
- [IS-P-6] 報処理装置, 特願 2002-13464, 出願年月日, 発明者: 今村俊文、岩田穆、森江隆, 出願人: 広島県産業科学技術研究所, 岩田穆.
- [IS-P-8] アナログディジタル変換回路, 特願 2004-2449, 出願平成 16 年 1 月 7 日, 発明者: 吉田毅、岩田穆、佐々木守、赤木美穂, 出願人: S T A R C .
- [IS-P-9] 画像処理装置, 特願 2004-022317, 出願平成 16 年 1 月 28 日, 発明者: 亀田成司、岩田穆、佐々木守、吉川公磨, 出願人: 岩田穆, 広島大学に譲渡.
- [IS-P-10] データ転送回路, 特願 2005-061703, 出願平成 17 年 3 月 7 日, 発明者: 岩田穆、今村俊文、村坂佳隆, 出願人: エイアールテック
- [IS-P-11] 半導体装置, 特願 2004-10053, 出願平成 16 年 1 月 19 日, 発明者: 佐々木守、岩田穆、有薗 大介、出願人: 岩田穆
- [IS-P-12] 信号伝達装置および信号伝達方法, 特願 2005-147216, 平成 17 年 5 月 19 日, 佐々木守、岩田穆、有薗大介、出願人: 国立大学法人広島大学
- [IS-P-13] 信号伝達方法, 特願 2005-147227, 平成 17 年 5 月 19 日, 佐々木守、岩田穆、有薗大介、出願人: 国立大学法人広島大学
- [IS-P-14] 半導体記憶装置, 特願 2005-152077, 出願平成 17 年 5 月 27 日, 発明者: 池田博明、佐々木守、岩田穆、出願人: エルピーダメモリ株式会社、国立大学法人広島大学
- [IS-P-15] アナログディジタル変換回路, 特願 2004-342508, 出願平成 16 年 11 月 26 日, 発明者: 吉田毅、岩田穆、佐々木守、赤木美穂、後藤邦彦, 出願人: S T R A C
- [IS-P-16] AB 級 CMOS 出力回路, 特願 2004-342421, 出願平成 16 年 11 月 26 日, 発明者: 吉田毅、岩田穆、佐々木守、後藤邦彦, 出願人: S T R A C
- [IS-P-17] チョッパ増幅回路, 特願 2005-093683, 出願平成 17 年 3 月 29 日, 発明者: 吉田毅、岩田穆、佐々木守、真下隆行、升井義博、中塚淳二, 出願人: S T R A C
- [IS-P-18] インダクタ対の磁気結合を利用したシリアルデータ伝送装置”, 特願 2006-293338, 出願平成 18 年 10 月 27 日, 発明者: 飯塚 邦彦, 閻彬, 佐々木守, 岩田 穆, 出願人: シャープ株式会社、国立大学法人広島大学

## 国際特許

- [IS-P-20] Analog to digital converter circuit of successive approximation type operating at low voltage, 出願 US11/029492, 平成 17 年 1 月 6 日, Takeshi Yoshida, Atsushi Iwata, Mamoru Sasaki, Miho Akagi, Kunihiro Goto.
- [IS-P-21] Class AB CMOS output circuit equipped with CMOS circuit operating by predetermined operating current, 出願 US11/287469, 平成 17 年 11 月 28 日, Takeshi Yoshida, Atsushi Iwata, Mamoru Sasaki, Kunihiro Goto.

---

## 特許リスト（マタウシュ・小出グループ）

- [MK-P-1] 自己調整型 ウィンナ・ラインアップ増幅器, 特願 2002-159436, マタウシュハンスユルゲン、小出哲士、USA Patent Application No.10/445,033, 平成 15 年 6 月 4 日, EPC Patent Application No.03011724.6, 平成 15 年 6 月 4 日, KOR Patent Application No.2003-34611, 平成 15 年 6 月 5 日, TWN Patent Application No.92114262, 平成 15 年 6 月 5 日. Patents Obtained: JP3742878 Japan/25.11.2005; TW204285 Taiwan/8.10.2004; US6853251 USA/8.2.2005; K0504294 Korea/20.7.2005.
- [MK-P-2] H.J. Mattausch and T. Koide, “Pattern matching and pattern recognition system, associative memory apparatus, and pattern matching pattern recognition processing method”, JPN Patent Application No.2002-165759, 平成 14 年 5 月 31 日, USA Patent Application No.10/453,636, 平成 15 年 5 月 27 日, EPC Patent Application No.03012722.9, 平成 15 年 5 月 27 日, KOR Patent Application No.2003-36263, 平成 15 年 5 月 27 日, TWN Patent Application No.92115261, 平成 15 年 5 月 27 日. Patents Obtained: TW204285 Taiwan/1.4.2005.

- [MK-P-3] 最小マンハッタン距離検索連想メモリ装置, 特願 2004-17429, 平成 16 年 1 月 26 日, 小出哲士、マタウシュハンスユルゲン、矢野祐二, USA, Patent Application, 平成 16 年 5 月 31 日, EPC Patent Application, 平成 16 年 5 月 31 日, KOR Patent Application, 平成 16 年 5 月 31 日, TWN Patent Application, 平成 16 年 5 月 31 日.
- [MK-P-4] 参照データ認識・学習方法及びパターン認識システム, 特願 2003-434596, 平成 15 年 12 月 26 日, マタウシュハンスユルゲン、小出哲士、溝上政弘, USA Patent Application No.TBD, 平成 16 年 6 月 15 日, EPC Patent Application No. TBD, 平成 16 年 6 月 15 日, KOR Patent Application No. TBD, 平成 16 年 6 月 15 日, TWN Patent Application No. TBD, 平成 16 年 6 月 15 日.
- [MK-P-5] 参照データ最適化学習方法とパターン認識システム, 特願 2004-53433, 平成 16 年 2 月 27 日, マタウシュハンスユルゲン、小出哲士、白川佳則.
- [MK-P-6] T. Hironaka, H.-J. Mattausch and T. Koide, T. Hirakawa, K. Johguchi, "Multi-port integrated cache", Japanese Patent Application 2002-320037, 平成 14 年 11 月 11 日, USA Patent Application TBD, 平成 15 年 10 月 6 日.
- [MK-P-7] H. J. Mattausch, T. Koide, T. Hironaka, H. Uchida, K. Johguchi, Z. Zhu, "Memory with Synchronous Bank Architecture", Japanese Patent Application 2003-167989, 平成 15 年 6 月 12 日, USA Patent Application No. 10/787240, 平成 16 年 2 月 27 日.
- [MK-P-8] H. J. Mattausch, T. Koide, T. Hironaka, T. Inoue, "Interconnection Network and thereon based multi-port memory", Japanese Patent Application 2005-076253, 平成 17 年 3 月 17 日
- [MK-P-9] T. Koide, H. J. Mattausch, T. Kumaki, Y. Kuroda, H. Noda, K. Dosaka, K. Arimoto, K. Saito, "Encoding device", Japanese Patent Application 2005-146211, 平成 17 年 5 月 19 日
- [MK-P-10] H. J. Mattausch, T. Koide, Md. A. Abedin, "Associative Memory for minimum Euclidean Distance Search", Japanese Patent Application TBD, 平成 17 年 9 月 9 日
- [MK-P-11] T. Koide, H.-J. Mattausch, T. Morimoto, and Y. Harada, "Image segmentation method, image segmentation apparatus, image processing method, and image processing apparatus", JPN Patent Application No. 2002 152491, 平成 14 年 5 月 27 日, USA Patent Application No.10/445,247, 平成 15 年 5 月 26 日, EPC Patent Application No.03011840.0, 平成 15 年 5 月 26 日, KOR Patent Application No.2003-33324, 平成 15 年 5 月 26 日, TWN Patent Application No.92114142, 平成 15 年 5 月 26 日.
- [MK-P-12] T. Koide, H.-J. Mattausch, T. Morimoto, and Y. Harada, "Image segmentation apparatus, image segmentation method, and image segmentation integrated circuit", JPN Patent Application No. 2003-322163, 平成 15 年 9 月 12 日, USA Patent Application No. TBD, 平成 16 年 5 月 31 日, EPC Patent Application No. TBD, 平成 16 年 5 月 31 日, KOR Patent Application No. TBD, 平成 16 年 5 月 31 日, TWN Patent Application No. TBD, 平成 16 年 5 月 31 日.
- [MK-P-13] T. Koide, H.-J. Mattausch, T. Morimoto, Y. Harada, O. Kiriyama, H. Adachi, "Image processing apparatus, image processing integrated circuit, image processing method, image processing program, and computer readable object extraction", JPN Patent Application No. 2003-256184, 平成 16 年 9 月 2 日.
- [MK-P-14] T. Koide, H.-J. Mattausch, T. Morimoto, Y. Harada, H. Adachi, "Image processing apparatus", JPN Patent Application No. TBD, 平成 17 年 9 月 9 日

---

### 特許リスト（三浦・江崎グループ）

- [ME-P-1] 酸化膜の角で生じるキャリヤのディープレベル捕獲を利用した不揮発性メモリ, 特願平 11-136710, 平成 11 年 5 月 18 日, 三浦道子、小野剛史、マタウシュハンスユルゲン.
- [ME-P-2] 微細化に適した新しい高性能MOSFET, 特願平 11-136768, 平成 11 年 5 月 18 日, 三浦道子、田中聖康、マタウシュハンスユルゲン.
- [ME-P-3] ポケット注入MOSFETのしきい値電圧の計算方法, 特願 2001-263752, 平成 13 年 8 月 31 日, 北丸大輔、三浦道子.
- [ME-P-4] 半導体装置の設計用シミュレーションモデル、ドレイン電流熱雑音の解析方法、シミュレーション方及びシミュレーション装置, 特願 2003-420845, 平成 15 年 12 月 18 日, 三浦道子、上野弘明、細川智士.

---

### 特許リスト（芝原グループ）

- [Sh-P-1] 特性値の推定方法、その推定方法の実施に使用する装置および、その推定方法の実施のための処理プログラム, 特願 2003-320495, 出願平成 15 年 9 月 12 日, 発明者: 村川正宏、芝原健太郎、小田嘉則、樋口哲也、西謙二, 出願人: 独立行政法人産業技術総合研究所、株式会社半導体先端テクノロジーズ.
- [Sh-P-2] MOS 型半導体装置およびその製造方法, 特願 2003-311387, 出願平成 15 年 9 月 3 日, 発明者: 芝原健太郎, 出願人: 株式会社半導体理工学研究センター.

- [Sh-P-3] MOS型半導体装置の製造方法およびMOS型半導体装置,特願2004-350934,出願平成16年12月3日,発明者:芝原健太郎、今井清隆,出願人:株式会社半導体理工学研究センター.
- [Sh-P-4] 半導体装置及びその製造方法,特願2006-211151,出願平成18年8月2日,発明者:芝原健太郎、細井卓二、今井清隆、青山敬幸、仲敏男、松橋秀明、吉丸正樹、法澤公成、佐野孝輔,出願人:株式会社半導体理工学研究センター.
- [Sh-P-5] ゲルマニウム(Ge)半導体デバイス製造方法,特願2006-215556,出願平成18年8月8日,発明者:芝原健太郎、福永哲也、細井卓治,出願人:国立大学法人広島大学.

#### 国際特許

- [Sh-P-4] Semiconductor Device and Manufacturing Method Thereof Cross-Reference to Related Applications, 10/926711, 出願平成16年8月25日, 発明者: 芝原 健太郎、今井清隆, 出願人: 株式会社半導体理工学研究センター

---

#### 特許（中島グループ）

- [Na-P-1] 発明の名称:半導体装置およびその製造方法, 出願番号:2002-158788 (H14.05.31), 出願人:独立行政法人科学技術振興機構、公開番号:特開2004-006455 (H16.1.8)、発明者:中島安理
- [Na-P-2] 発明の名称:半導体装置およびその製造方法、出願番号:2002-268342 (H14.09.13)、出願人:株式会社半導体理工学研究センター、公開番号:特開2004-111447(H16.4.8) 発明者:中島安理.
- [Na-P-3] 発明の名称:屈折率膜の積層方法およびパターン化積層体、出願番号:2003-081181 (H15.03.24). 出願人:広島大学長, 公開番号:特開2004-287248 (H16.10.14), 発明者:中島安理、横山新、吉川公磨、和気勝
- [Na-P-4] 発明の名称:有機レーザーおよびその製造方法, 出願番号:特願2004-099015 (H16.03.30), 出願人:財団法人ひろしま産業振興機構, 公開番号:特開2005-286154 (H17.10.13) 発明者:中島安理.

#### 国際特許

- [Na-P-5] 発明の名称: Semiconductor device and method for manufacturing same, 出願番号: 10/437119 (H15.05.14), 出願国:米国, 国際公開番号: 2004051152 (H16.03.18), 特許番号: 特許6787863 (H16.09.07), 出願人:株式会社半導体理工学研究センター, 発明者:中島安理

---

#### 特許リスト（吉川グループ）

- [Ki-P-1] 半導体装置, 特願2003-117826, 出願平成15年4月23日, 発明者:吉川公磨、岩田穆、角南英夫、マタウシュ ハンス ユルゲン、横山新、芝原健太郎、中島安理、小出哲士、エービーエムハルンウルラシッド、渡邊慎治 出願人:広島大学.
- [Ki-P-2] 半導体装置, 特願2004-327568, 吉川公磨他9名.
- [Ki-P-3] ウルトラワイドバンド半導体集積回路, 特願2005-352935, 吉川公磨他3名.

#### 国際特許

- [Ki-P-4] 半導体装置, 米国出願.
- [Ki-P-5] ヨーロッパ出願 04724181.5.
- [Ki-P-6] 韓国出願 2005-7019981.
- [Ki-P-7] 中国出願 200480010685.2.

---

#### 特許リスト（横山グループ）

- [Yo-P-1] 半導体ウェハ及びこれを用いた半導体装置の製造方法(内容:発光素子の集積化方法), 特願MA901355, 平成15年9月29日, 萩原光彦、藤原博、横山新.
- [Yo-P-2] フラッシュメモリの製造方法, 特願2004-116705, 平成16年4月12日, 発明者:包理、大倉健作、池田弥央、新沼仁、横山新、出願人:日本無機株式会社、国立大学法人広島大学.
- [Yo-P-3] 突起構造の形成方法、突起構造、および電子放出素子, 特願2004-123379, 平成16年4月19日, 西林良樹、宮崎富仁、今井貴浩、横山新、田部井哲也、友電気工業株式会社、国立大学法人広島大学.
- [Yo-P-4] 炭素を含む材料から成る突起を形成する方法、炭素を含む材料から成る突起を有する基板生産物、および電界放出素子, 特願2004-123383, 平成16年4月19日, 西林良樹、宮崎富仁、今井貴浩、横山新、田部井哲也、住友電気工業株式会社、国立大学法人広島大学.

## 国際特許

- [Yo-P-5] 半導体製造方法及装置(内容：負イオンによるウェハ酸化防止の方法), 中華民国特願091109971, 平成14年5月14日, 藤井敏明、横山新
- [Yo-P-6] Method of Fabricating Semiconductor Device(内容：シリコン窒化膜の原子層成長の方法), ヨーロッパ特許願 02730853.5-2203-JP0205386, 平成14年5月31日, 横山新、中島安理、多田吉秀、中村源志、今井正幸、米川司

---

## 特許リスト（宮崎・東グループ）

- [MH-P-1] 半導体メモリ, 特願2007-009772, 平成19年1月19日, 牧原克典、宮崎誠一、東清一郎、出願人: 国立大学法人広島大学.
- [MH-P-2] MOS電界効果トランジスタ型量子ドット発光素子および受光素子、これらを利用した光電子集積チップ, 特開2006-32564A, 平成18年2月2日, 宮崎誠一、東清一郎、出願人: 国立大学法人広島大学.
- [MH-P-3] 量子ドット電界効果トランジスタ、それを用いたメモリ素子及び光センサ及びそれらの集積回路, 特開2005-277263, 平成17年10月6日, 宮崎誠一、東清一郎、出願人: 広島大学長.
- [MH-P-4] 微粒子分散絶縁膜の製造方法、これを用いたメモリ素子、発光素子の製造方法及びメモリ素子、発光素子, 特願2005-94203, 平成17年3月29日, 東清一郎、出願人: 国立大学法人広島大学.
- [MH-P-5] 温度測定方法、温度測定装置及びこれを用いた熱処理装置, 特願2005-195691, 平成17年7月5日, 東清一郎、出願人: 国立大学法人広島大学.
- [MH-P-6] 半導体装置の製造方法, 特開2005-79306, 平成17年3月24日, 有門経敏、北島洋、鳥居和功、山田啓作、宮崎誠一、出願人: (株)半導体先端テクノロジーズ.
- [MH-P-7] 半導体装置およびその製造方法, 特開2005-79309, 平成17年3月24日, 有門経敏、川原孝昭、鳥居和功、北島洋、宮崎誠一出願人: (株)半導体先端テクノロジーズ.
- [MH-P-8] 薄膜の熱処理方法、熱処理装置、薄膜半導体素子の製造方法および電気光学装置, 特願2004-085722, 平成16年2月25日, 東清一郎、出願人: 国立大学法人広島大学.

## 国際特許

- [MH-P-8] 温度測定方法、温度測定装置及びこれを用いた熱処理装置, PCT/JP2006/313304, 平成18年7月4日, 東清一郎、出願人: 国立大学法人広島大学
-