

The Impact of nm CMOS Technology on Wireless Circuit and System

Kwyyro Lee

Dept. of EECS and MICROS Research Center, KAIST

373-1 Kusong, Yusung, Taejon, KOREA

krlee@ee.kaist.ac.kr

Due to the continuous progress in semiconductor fabrication technology, many successful integrations of complete radio system including both RF front end and digital base band circuit in a chip have been reported. The driving force for this effort is the cost reduction as well as the improved performance. In this presentation, we show the impact of CMOS technology scaling on the various RF circuit components such as active, passive and digital circuits.

For the active circuits, the impact of scaling on the LNA noise and linearity, one of the most important circuit elements in RF front end, is thoroughly analyzed first. Then two new circuit inventions named CCPP (CMOS Complementary Parallel Push-pull) circuit and the use of parasitic V-NPN (Vertical-NPN) bipolar transistor for DCR (Direct Conversion Receiver) are introduced. In CCPP, the high RF performance of PMOS comparable to NMOS, provides single ended differential RF signal processing capability without the use of bulky balun. The use of parasitic V-NPN (Vertical-NPN) bipolar transistor, available free in triple well CMOS technology, has shown to provide more than an order of magnitude improvement in $1/f$ noise and DC offset related problems, which have been the bottleneck for CMOS single chip integration.

As for the impact of CMOS technology scaling for various passive devices, performance scaling for the inductor, variable capacitors, MIM capacitor, and switched capacitor, are discussed. Both the forward scaling of the active layer as well as the inverse scaling of interconnection layer, i.e., more interconnection layers with effectively thicker total dielectric and metal layers, provide very favorable scenario for all passive devices.

Because of the accuracy, adaptability, flexibility, and programmability, digital circuitries are employed more and more in RF front end these days. In this last part of our presentation, the impact of CMOS scaling on the various digital circuits are analyzed, taking the digital modem blocks, on the various digital calibration circuits, on the switching RF power amplifier, and finally on the software defined radio, as examples.

MICROS: Low Cost and Low Power CMOS Radio For Ubiquitous Network Application

Mar 17th, 2003

Kwyo Lee

Dept. of EECS and MICROS Research Center, KAIST


WPAN Trends

- ◆ Bluetooth : Started feasibility study in 1994 inside Ericsson and SIG formed in 1998
- ◆ PAN : Proposed in 1995 in MIT
- ◆ **MICROS** : Proposed in 1996 in KAIST
- ◆ Pico Radio : Proposed in 1999 in Berkeley
- ◆ IEEE 802.15 Standards : started in 2000
 - TG1 Bluetooth
 - TG2 Compatibility
 - TG3 High Rate
 - TG4 Low Rate
- ◆ **MICROS** was introduced at ISSCC '03 (Paper 5.4) as the 1st IEEE 802.15.4 prototype.


Single Chip Radio Vision: MICROS

- ✓ MICROS Research Center: Micro Information and Communication Remote Object-oriented System
- Established in 1987 and supported by KOSEF
- To Develop Programmable, Adaptive, Wearable, Coin-sized Wireless Terminal with Extremely Low Power Consumption for Distributed System such as Sensor Networks
- MICROS: Micro Information Communication Remote Object-oriented Systems
- KOSEF: Korea Science and Engineering Foundation

MICROS proposed in 1996: Node




MICROS proposed in 1996. Network



MICROS: A Pioneering Concept for Ubiquitous Network


MICROS Node in 2002



Design Focus for MICROS

- ◆ **Low Cost**
 - Single chip radio using *low-IF* or *DCR*
 - Direct integration on *PCB* using *COB* technology
- ◆ **Low Power**
 - Network level power management
 - Simple node and highly sensitive base station
 - Linearity/power optimization than sensitivity
 - PLL power optimization
- ◆ **Digital**
 - Programmability
 - Self calibration - No tuning
 - Lower signal processing power at lower frequency

MICROS Breakthrough's for Single Chip Barrier



The 1st IEEE802.15.4 Prototype

2.4GHz RF Receiver/Transmitter

- Active Power Consumption @1.8V:
 - 21mW in receive mode
 - 30mW in transmit mode
- 3MHz Channel Spacing / 8 Channels
- 2.4Mbps (200kbps data rate)
- Digital Trimming Circuits

Digital Modern, MCU / DSP Core

- 500uW @ 4.4MHz clock
- Modern Supporting PHY Layer
- MCU Supporting MAC Layer
- System Controller - Power Management (0.1% duty for 1mW average power consumption)



+

→

Single Chip Radio (ISSCC 2003) Paper

RF Transceiver



2.4GHz RF Receiver / Transmitter
(TSMC 0.18um RF CMOS : 3.5mm x 2.5mm)






- Receiver: Low-IF (4MHz) architecture - Image rejection in poly phase filter - LO non-coherent detection
- Transmitter: ROM based LO direct modulation - differential nonlinear drive amplifier
- Frequency Synthesizer: Fully integrated & fully offset-cancel integrator PLL

Digital Baseband Processor

Digital Modern, MCU / DSP Core
(TSMC 0.18um CMOS : 3.4mm x 2.4mm)



- Modem (Supporting PHY Layer) - Modulation - Spreading - Error correction coding
- MCU (Supporting MAC Layer) - Simplified GSM-GPRS
- System Controller - Power management



The impact of nm CMOS Technology on Wireless Circuit and System

2003.3


Kwyo Lee

Dept. of EECs and MICROS Research Center, KAIST

Table of Contents

- ◆ Introduction
- ◆ Impact of Active Device Scaling on RF Active Circuits and System
- ◆ Interconnect Technology Impact on RF Performance of Passive Devices
- ◆ The Impact of Device Scaling for Digital Circuits on RF System
- ◆ Conclusion

Semiconductor scaling removes the energy barrier for personal information services



Ref. [Nae00]

Impact of Active Device Scaling on RF Circuits and System

CMOS Scaling for RF analog

$$I = W L \cdot \mu C_{ox} \cdot (V_{gs} - V_{th})^2$$

$$= K \cdot W/L \cdot (V_{gs} - V_{th})$$

where $\mu C_{ox} (V_{gs} - V_{th})$ is almost technology independent, due to mobility degradation, Rs, etc.

$$G_m = 2 K \cdot W/L = \text{constant}$$


In RF circuit:

i) $1/G_m \sim Z_0 = 50 \text{ Ohm}$


ii) $V_{gs} - V_{th}$ cannot scale due to the required voltage headroom

Thus
 $I \sim (V_{gs} - V_{th}) \sim \text{constant}$
 $G_m = \text{constant}$
 $C_g \sim \lambda$
 $f_T \sim 1/\lambda$
 $f_{max} \sim 1/\lambda$

f_T scaling of RF CMOS



f_{max} scaling of RF CMOS



CMOS Scaling for LNA

$$\diamond NF_{min} = 1 + K_v \cdot f f_T^2 = 1 + K_v \cdot \lambda$$

$$\diamond NF = NF_{min} + R_n G_s \cdot [(G_s - G_{s,opt})^2 + (B_s - B_{s,opt})^2]$$


where $R_n \sim \lambda$, $G_{s,opt} \sim 1/\lambda$, and $B_{s,opt} \sim 1/\lambda$.

Optimum matching becomes tougher by $1/\lambda$ times.
 But the noise circle becomes broader by $1/\lambda^2$ times.

Over-ally much better from LNA circuit design point.

NF_{min} scales as λ in dB scale

Minimum Noise Figure (NFmin) Scaling



Data courtesy from ISSI team


Both power and noise cannot be matched in CSFET

- Need to compromise between impedance matching and noise matching
- Both gain and noise circles together can be used to find an optimum point for source impedance




Gonzalez [17]

The impact of R_{th}/G_s in gain/power matching







Large circle means less sensitivity on noise (mis)-match

Minimum Noise Figure (NFmin) of NMOSFETs



- Scaling leads smaller NF_{min} as well as less bias sensitivity


Data courtesy from ISSI team




Linearity improvement methods

- Linearity scales adversely.
- However, higher gain (G_m) and lower noise in scaled device, allows us to make trade-off these to improve linearity using various desensitization techniques, exactly as in operational amplifier circuits, such as
 - Source degeneration using resistor
 - Source degeneration using inductor
 - Cascode resistive feedback
 - Add extra input capacitance

Desensitization using negative feedback




Desensitization using extra capacitance



Two ways to add extra capacitances to the gate.


High-Frequency Performance of Scaled Si Devices



Complementary Push Pull RF circuits

- ◆ Advantages of complementary push pull circuits
 - Push pull action (Famous Static CMOS logic)
 - Symmetric pull up and down
 - Less power consumed
 - Inherently single ended differential
 - Even harmonic cancellation
 - Single balanced mixer without balun
 - Double balanced mixer with 1 balun

Concept of CCPP (Complementary CMOS Push-Pull)



- ◆ Single-ended input, differential operation without large-size baluns
- ◆ Immune to even order distortion
 - Adequate for DCR & low-F receivers


NMOS vs. CCPP Amplifier: Experimental Results

	CCPP amplifier	NMOS CS amplifier
Gain	12.4dB	12dB
NF	2.0dB	1.9dB
IIP2	46.0dBm	43.0dBm
IIP3	8.1dBm	7.5dBm
Power consumption	14.3 mW @ 1.8V	14.04mW @ 1.8V
F.O.M. (Linearity)	63.4dB	61.6dB


Complementary Resistive Mixers

	Conventional unbalanced NMOS resistive (UMR) mixer	Unbalanced complementary resistive (UCR) mixer	Single-balanced complementary resistive (SCR) mixer
DC power consumption	0	0	0
LO power	4dBm	4dBm	4dBm
Conversion gain	-8.5dB	-7.9dB	-8dB
NF	8.9dB	8.4dB	8.4dB
IIP2	42.4dBm	37.6dBm	33.0dBm
IIP3	11.5dBm	1.6dBm	13.0dBm
LO-to-F isolation	25dB	40dB	46dB
LO-to-RF isolation	21dB	17dB	20dB


Parasitic V-NPN in Triple-Well CMOS Technology




Flicker Noise Measurement




f_T and f_{max} of V-NPN




Gilbert Mixer Using CMOS and V-NPN for DCR




Conversion gain vs. frequency



NF Comparison of Two RF Front-ends




CS LNA + Mixer with NMOS switching pair - Simulated






CS LNA + Mixer with V-NPN switching pair - Measured

Measured DC Offset Voltage



Two ways to increase operating frequency

- Process change:
 - Currently t_f is dominated by the base transit time across p-well (1.3 μm for 0.18 μm CMOS process)
 - Thus with an additional process step for shallow base p type implant, higher cutoff frequency of V-NPN can easily obtained
- Receiver architecture change:
 - Single IF DCR
 - Weaver DCR



Interconnect Technology Impact on RF Performance of Passive Devices

Must Electronics 2003

Passive devices scaling

- ◆ Technology Roadmap for Interconnect
- ◆ Impact on RF Performance of Passive Devices
 - Inductor
 - MOS Varactor
 - MIM Capacitor
 - MOS Switch & Switched-Capacitor
- ◆ Summary
- ◆ References

Technology Roadmap for Interconnect

- ◆ SoC Interconnect Technology SIA Roadmap

Year	1999	2001	2002	2003	2004	2005	2011	2014
ASIC gate length (μm)	0.75	0.75	0.75	0.75	0.75	0.75	0.75	0.75
# of metal levels	6	7	7	7.5	8	8	8	10
Isolation layer thickness (μm)	3.5-4.0	2.7-3.5	2.7-3.5	2.7-3.5	2.7-3.5	2.7-3.5	1.5	1.5

Expected by KAIST


Year	1999	2001	2002	2003	2004	2005	2008	2011	2014
Top-level to sub. distance (μm)	7.5-8.5	6.6-9.8	6.6-9.8	6.6	7.0-7.5	7.0-7.5	7.0-7.5	7.0-7.5	7.0-7.5
Top-metal thickness with RF options (μm)	2.0	2.0-3.0	2.0	2.0-3.0	3.5-4.0	4.0-5.0	5.0-6.0	6.0-7.0	7.0

On-Chip Inductor

Technology scaling


of Metal layers \uparrow
Top metal thickness \uparrow
Dielectric constant \downarrow
Top level to substrate distance \uparrow

Series resistance \downarrow
Substrate parasitics \downarrow



- ◆ As # of metal layers increases, Q_{max} and f_{0max} increase.

MOS Varactor



$$L \rightarrow \lambda \cdot L$$

$$\Rightarrow \begin{cases} R_{ch} \sim \lambda \\ C_{ox} \sim 1/\lambda \\ L \cdot W / T_{ox} \approx \text{constant} \end{cases}$$

- ◆ Scaling leads to increase Q and layout density
- ◆ For constant $L \cdot W / T_{ox}$, tuning-range is constant or slightly increases

MIM Capacitor

• Parasitics will reduce as increasing of metal levels
 • As # of metal levels increases, the Q increases and the bottom-plate capacitance reduces

Bottom Plate Capacitance (fF)
Q at 2.4 GHz
 For 0.3 pF MIM Capacitor
 • Measurement
 • Prediction

0.1%, 0.1%, 0.1%, 0.1%, 0.1%, 0.1%, 0.1%, 0.1%, 0.1%, 0.1%
 1000 800 600 400 200 0
 4 5 6 7 8 9 10
 # of Metal Level

Prepared by: H. Guo
 © 2003

MOS Switch & Switched Capacitor

$I_s \rightarrow \lambda \cdot L$
 $C_{gs} = C_{gd} = C_{gs} + C_{gd} = \lambda \cdot L$

ON/OFF Ratio, Q_{low}
Channel Length (μm)
 • Simulation
 • Prediction
 For constant W/L
 100:15
 25:15

• ON/OFF ratio of switched capacitor will be larger.
 $ON/OFF \text{ Ratio} = \frac{C_{on} - C_{off}}{C_{off}}$
 • Q increases
 • Combining the improvement of the MIM capacitor, Q becomes much larger.

Prepared by: H. Guo
 © 2003

The Impact of Device Scaling for Digital Circuits on RF System

Prepared by: H. Guo
 © 2003

Scaling law for CMOS Digital Circuit

• No voltage scaling:
 $V = \lambda$
 $I = \lambda$
 $C \sim \lambda$
 $f \sim 1/\lambda$
 $P \sim \lambda$
 $E \sim \lambda$
 Energy required to do the given job scales as λ .

• With voltage scaling:
 $V = \lambda$
 $I = \lambda$
 $C \sim \lambda$
 $f \sim 1$
 $P \sim \lambda$
 $E \sim \lambda$
 Energy required to do the given job scales as λ .

Prepared by: H. Guo
 © 2003

Analog vs. Digital Radio

- ◆ Digital communication : the carrier is modulated by a digital BB signal
- ◆ Digital radio : DSP is used in (over-sampled) BB, IF, RF signal processing and controls

Advantages of Digital Communication

1. Source coding
 - Compression / Decompression
 2. Signal modulation / demodulation
 - Spectral efficiency
 - Easy to adopt highly sophisticated channel codec (Modem, Equalizer, ECC, ...)
 - Programmability and adaptability
 - Encryption / decryption
 - Frequency spread / despread
 3. Control
 - Various communication protocol
 - Adaptability, expandability, compatibility
- Robustness, immune to noise and multipath fading
 - Supported by the enormous momentum of digital markets

Why Digital Radio ?

- 1) Accuracy:
 - R/R bit and ppm accuracy of clock
- 2) Adaptability
- 3) Flexibility
- 4) Programmability



Digital radio



- Similar to the dual-IF superheterodyne
- Second IF processing is performed in the digital domain
- Advantage
 - Much better signal processing accuracy
 - Programmability and Flexibility -> **SDR / Software Defined Radio**
- Issue
 - A/D converter performance: Quantization, thermal noise, dynamic range, power consumption of ADC
 - DSP processing power

New Wireless Technology — Software Defined Radio (SDR)

Classifications of SDR

- **Software Defined Radio**
 - One HW platform & several SW for each communication standard
 - Ex. dual-mode phone
- **Software Radio**
 - A part of analog signal processing => software
 - Most popular among the three SDRs
- **Ideal Software Radio**
 - RF amplifier + ADC + software
 - General purpose digital radio

Power Consumption Comparison: Analog and Digital Matched Filter Example






Figure prepared by H.-J. Sey, based on a paper by M.D. Pugh, IEEE Trans. CAS, 1997



Impact of Moore's law on Shannon's sensitivity law



Digital I/Q Mismatch Compensation-I




Weaver architecture with digital cancellation block of gain/phase mismatch
=> Improve Image Rejection Ratio (IRR)



[] For data Disturbance
[] For image frequency after compensation. ~6dB(IRR)

Digital I/Q Mismatch Compensation-II



Automatic Calibration of Modulated Frequency Synthesizer

=> Improve Demod. Eye Pattern



[Gain too low]




[Gain too high]




[Auto calibration enable]

Digital Trimming



Digital Calibration of VCO Oscillation Frequency




Digital Calibration of IF Filter Response

Full Digital Switching Mode Power Amplifier

- Class-S Power Amplifier with 100% Efficiency



Schematic structure of class-S amplifier



Possible DSP-based wireless transmitter arch. (recm)

Conclusion

- Near future radio will be all digital except RF LNA, Mixer, and RF filter.
- Some day, we will have all digital radio (except LNA), such as Ideal Software Radio and UWB transceivers.

Acknowledgement:

- ◆ This research was supported by KOSEF
- ◆ 15 graduate students in our laboratory involved in MICROS Research Center: 10 in RF and 5 in digital circuits.