

A Brain-type Vision System with Wireless Interconnections

Seiji Kameda (COE Researcher),

Atsushi Iwata (Prof., Graduate School of Advanced Sciences of Matter)

1. Research Target

The vertebrate visual system processes huge visual information in real-time by massively parallel neural networks arranged hierarchically and adapts to a rapidly changing visual environment by an adaptive mechanism. Inspired by the unique architecture and algorithm of the vertebrate visual system, the neuromorphic vision chips or brain-type vision device, novel analog Very Large Scale Integrated (VLSI) circuits, have been fabricated ([4-6] for outlines). These neuromorphic chips, however, encounter a serious problem, namely, the trade-off between the resolution and the computational complexity of the chip. To solve the problem, multi-chip vision systems have been fabricated previously [1][5]. In these multi-chip systems, a high resolution and advanced functions are realized by dividing network circuits into separate chips. On the other hand, a 3-Dimensional Custom-Stack System (3DCSS) has been proposed by our 21st Century COE program. In the 3DCSS, multiple chips fabricated by various technologies and arranged hierarchically are connected by two types of wireless connections, which are a local connection and a global connection. Due to the wireless connections, the 3DCSS overcomes a wiring complexity that is the demerit of the multi-chip system generally. Therefore, the 3DCSS is well-suited for realization of the multi-chip system mimicked the vertebrate visual system. In the present study, In my study, I am aiming at a fabrication of the brain-type vision system incorporating the 3DCSS.

2. Research Results

2-1. Visual processing system using the 3DCSS configuration

We propose a visual processing system using the 3DCSS configuration. Fig.1(A) shows a design of the visual processing system. The system consists of an image sensing chip, a visual processing chip and an adaptive control chip. Fig.1(B) illustrates the block diagram of the image sensing chip. In the image sensing chip, an image obtained by photo sensors is processed by massively parallel arrays of processing circuits. The outputs of the image sensing chip are transferred to the visual processing chip using a local connection. The local connection are formed by a line parallel inductive coupling on spiral inductor pairs between a transmitter of the image sensing chip and a receiver of the visual processing chip [8]. Due to the line parallel method, the 2-dimensional huge visual information is transmitted very quickly. Fig.1(C) illustrates the block diagram of the visual processing chip. The input to a pixel of the visual processing chip from a corresponding pixel of the image sensing chip is memorized in an analog memory. The memorized data is processed by massively parallel arrays of processing circuits, too. The outputs of the visual processing chip are transferred to another visual processing chip using a local connection. As shown in Fig.1(A), on a

surface of a system base, A power supply line, a control signal bus and output signal bus are arranged. A direct contact between these processing chips and the system base makes a power supply, an input of basic control signals and




Fig.1 Visual processing system using the 3DCSS configuration. (A)System design, (B)block diagram of the image sensing chip, (C)the visual processing chip and (D)the adaptive control chip

a readout output by wired connection possible. Fig.1(D) illustrates the block diagram of the adaptive control chip. The adaptive control chip receives processing data from the image sensing chip and the visual processing chip, and controls these chips using a global connection. The global connection between the adaptive control chip and the processing chip are realized by a microwave communication utilizing integrated dipole antennas, which are integrated on

these chips for a transmitter and receiver circuits [7]. The adaptive control chip can control multiple chips at once. If these chips are arranged as shown in Fig.1(A), the image sensing chip and different varieties of the visual processing chips realize hierarchical and massively parallel image processing, and the adaptive control chips adapt to the visual environment and control the whole system immediately as found in the vertebrate visual system.

2-2. Prototype visual processing chip with a PWM-based line parallel interconnection

A prototype visual processing chip has been fabricated as a preliminary step toward fabrication of the visual processing system using the 3DCSS configuration. In our first attempt, the line parallel spiral inductor module was separated from the prototype visual processing chip. Namely, combining the prototype visual processing chip and independently-developed spiral inductor module chip makes possible an experiment of data transfer using the local connection. In the prototype chip, a pulse width modulation (PWM)-based data transfer method was adopted in order to fit a transmitter/receiver using the spiral inductor. In the transmitter/receiver, because a data format must be digital due to a constraint of the spiral inductor, an analog processed data must be converted into a digital data. In the PWM method, an analog voltage data is converted into a width of digital pulse in time domain [2]. The PWM method is suitable for the 3DCSS because the PWM and PWD (pulse width demodulation) circuits are realized simpler structure than a standard A/D and D/A converters. Fig.2(A) shows a block diagram of the prototype chip. The prototype chip consists of a cell array and a line parallel input and output units. In the cell array, processing circuits included an analog memory are arranged in a 44 x 40 matrix. The input and output units are arranged every 4 column of the cell array in a line (1 x 10) respectively. Fig.2(B) shows a circuit design of the input unit. The input unit is the PWD circuit consisted of a sample/hold circuit (Nbuf) [3]. In the input unit, if the sample/hold circuit is input into a ramp voltage and held by the PWM input, the analog voltage is proportional to the pulse width of the input. Fig.2(C) shows a circuit design depicting a single pixel. The input from its corresponding input unit is stored in an analog memory. The stored data in the analog memory is smoothed by the resistive network [3]. Fig.2(D) shows a circuit design of the output unit. The output unit is the PWM circuit consisted of a clocked CMOS comparator [2]. In the output unit, if a pulse has been generated until a ramp voltage is equal to the output voltage, the pulse width is proportional to the output voltage. Two prototype chips can be also linked by wired-connection. Therefore, it is possible to check the operation as multi-chip configuration without the spiral inductor module chip. The chip was implemented with a 0.35 μm , double-poly, three metals, standard CMOS technology and the die size was 4.5 x 4.5 mm^2 .

3. Conclusion and future

The visual processing system using the 3DCSS configuration is proposed. And as a preliminary step toward fabrication of the visual processing system, we have fabric




Fig.2 The prototype visual processing chip. (A)Block diagram of the chip, (B)circuit design of the single pixel, (C)the input unit and (D)the output unit.

ated a prototype visual processing chip with a PWM-based line parallel interconnection. In the next step, I will have to verify the operation of the multi-chip system with wireless interconnection and consider visual processing algorithms.

References-

- [1] C.M. Higgins, *et al.*, Analog Integrated Circuits and Signal Processing. **24** (2000) pp.195-211.
- [2] A. Iwata, *et al.*, IEICE Trans. Fundamentals. **E84-A(2)** (2001) pp.486-496.
- [3] S. Kameda, *et al.*, Proc. IJCNN'03. (2003) pp.387-392.
- [4] S. Kameda, *et al.*, IEEE Trans. Neural Networks. **14(5)** (2003) pp.1405-1412.
- [5] S.-C. Liu, *et al.*, Neural Networks. **14** (2001) pp.629-643.
- [6] A. Moini, *Vision Chips* (2000).
- [7] A.B.M.H. Rashid, *et al.*, IEEE Electron Device Letters. **23(12)** (2002) pp.731-733.
- [8] M. Sasaki, *et al.*, Proc. 2nd Hiroshima International Workshop on Nanoelectronics for Terra-Bit Information. (2004)

4. Patents

1. Japanese Patent 2004-022317(application), 2004.01.28