





Fig.3 Measurement results.

### 3. Summary and future plans

A 2Gbps and 7-multi-plexing CDMA serial interface and the receiver circuit are proposed. The key techniques of the receiver chip are the two-step synchronization and its circuit implementation. The receiver chip fabricated in a 0.25μm digital CMOS technology achieves a 2Gb/s data-transfer rate and synchronization of 7 multiplex communications.

Now, we are designing a transmitter chip based on the proposed serial CDMA scheme in order to demonstrate the CDMA serial link in the completed form.

### 4. Relation between COE program and our results

A network in the robot has few examples of use other than wired communication. These reasons are that an incorrect operation and reckless run of the robot are caused by the noise generated from other equipments. So, wired communications are excellent in an intelligence leak, a noise or cost. But it is not suitable for real-time communication with the 3D-integrated-system developed by the COE program. In addition, there is also a physical problem of wiring. In such a case, chips of this research are effective.

### References

- [1] R.Yoshimura et al. "DS-CDMA Wired Bus with Simple Interconnection Topology for Parallel Processing System LSIs," ISSCC Digest of Tech. Papers, pp.370-371, Feb. 2000
- [2] Zhiwei Xu et al. "A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems," ISSCC Digest of Technical Papers, pp.82-83, Feb. 2003

### 5. Published Papers and Patents

1. M. Shiozaki, T. Mukai, M. Ono, M. Sasaki, A. Iwata, Hiroshima University, A CDMA Serial Communication Chip for Flexible Robot Brain, The Society of Instrument and Control Engineers, SI2003, CREST Ishikawa Project: Artificial Hand and Brain Based on Sensory-Motor Fusion Theory, 1D3-5, Tokai University Yoyogi Campus, 2003.12.19-21
2. M. Shiozaki, T. Mukai, M. Ono, M. Sasaki and A. Iwata, "A 2Gbps and 7-multiplexing CDMA Serial Receiver Chip for Highly Flexible Robot Control System," 2004 Symposium on VLSI Circuits. (This will be presented on Jun. 18, 2004. [Session 13-1])