

Low Power SoC Technology Development at STARC


Koichiro Ishibashi

Semiconductor Technology Academic Research Center (STARC)
Yokohama, Japan

Outline


- Outline of Project ASUKA
- Low Power Technology Development at STARC
- Developed Low Power Technology
 - Self-Adjusted Forward Body Bias
 - Body Gating
 - High speed ADC
- Device Model Issues
- Summary

Project ASUKA Development Scheme




Design Technology Development in STARC

- SoC Design Flow -



Low Power SoC

- Low power CPU
- Low power hardware macro
- Low voltage ADC
- Low power and high density memory




Target

- Low voltage operation of each IP block -

- Digital
 - 0.5V digital circuit
 - Power Management
- Analog
 - 1V operation ADC
 - Noise suppression scheme
- Memory
 - 0.5V operation on-chip RAM


Gate Leak Reduction by Super Low Voltage




Ref.S.H.Lo et al.,

Gate leakage current is reduced by 2 orders of mag. when suply voltage is decreased from 1.2V to 0.5V

High Speed Analog Circuit using Low Vdd Logic Transistors



New Applications of Low Power SoCs



- Contribution to realize these applications by decreasing the power of SoC to 1/200

Low Power Project Time Line

Fiscal Year	2001	2002	2003	2004	2005	
Master Plan	Building Block Development (130nm)					
		SoC Development (90nm)				
					T.T.	

Presentation at International Conferences

- T. Yamashita et al., "A V-driver Circuit for Lowering Power of sub-0.1 μm Bus," 2002 AP-ASIC, Taipei
- K. Ishibashi et al., "A 9 μW 50MHz 32b Adder Using a Self-Adjusted Forward Body Bias in SoCs," 2003 ISSCC, San Francisco
- H. Okada et al., "Offset Calibrating Comparator Array for 1.2-V, 6-bit, 4-Gsample/s Flash ADCs using 0.13- μm generic CMOS technology," 2003 Ess. Circ., Lisbon
- K. Ishibashi et al., "Low Power SoC Project in STARC," 2003 VLSI-TSA, Taipei
- Y. Arima et al., "A Cosmic-Ray Immune Latch Circuit for 90-nm Technology and Beyond," 2004 ISSCC, San Francisco
- T. Tsukada et al., "An On-Chip Active Decoupling Circuit to Suppress Crosstalk in Deep Sub-Micron CMOS Mixed-Signal SOCs," 2004 ISSCC, San Francisco

Strategy to Obtain Low Power Digital Circuit

Combination of

High Performance Device and Super Low Voltage Operation

Ultra low AC power with relatively high performance

Gate leakage and DIBL is reduced

Variation due to PVT

Self-adjusted Forward body bias

Large subthreshold leakage current


Power management by body gating

SAFBB Technique
(Self-Adjusted Forward Body Bias)


- 9 μ W 32bit adder @ 0.3V
- Simple body bias circuit

Self - Adjusted Forward Body Bias Concept


- Forward body bias as V_{be}




- Self-adjusted depending on temperature



Practical Implementation of SAFBB




Test Chip Structure




- 0.13 μ m CMOS
 - P-sub, twin well
 - V_T : 0.16V/0.25V
- 32 - bit adder
 - Binary CLA
 - 2.3-k transistors
 - Static CMOS circuits


Measured 32-bit Adder Delay



Consuming Current of 32-bit Adder



Power Delay Product of 32-bit Adder




Body Gating


- 3.6 mW MPEG2 CODEC @0.5V
- Leakage Current Control

Body Gating Technique


- Leakage reduction by controlling body bias



SoC with Body Gating



Power Estimation for MPEG2 CODEC




High Speed ADC

- 2Gsample/s 4bit @ 0.9V
- Offset Voltage Reduction


Issues of Low-Voltage ADC

- (1) High impedance of switching transistor
Avoid switching transistor
- (2) Large V_{th} mismatch of paired transistors
Offset voltage cancel circuit
- (3) Limited number of transistors in cascade configuration
Simple current source circuit


Comparator Array Architecture of ADC - Offset Canceling Circuit -




Block Diagram of 4-bit Flash ADC



Circuits of Amplifiers




Chip Micrograph of ADC.





1200 × 800um

Effect of Offset Calibration




Regenerated Waveforms



(a) 2.015 GSample/s and 2.0-MHz input frequency at $V_{dd}=0.9$ V.

(b) 4.0 GSample/s and 5.0-MHz input frequency at $V_{dd}=1.2$ V.

Position of ADC




- Digital Circuit
 - Leak Model
 - Substrate bias effect
 - Forward body bias
 - Diode model for forward body bias
 - Expansion of parameter set
 - Best and worst model

- ADC
 - Accuracy in triode and saturation, and their boundary region
 - High speed simulation(After LPE)

Leak Model

- Channel Leakage
- GIDL (Gate Induce Drain Leakage)
- Gate Tunneling Current



Junction Leak
Gate Leak
Channel Leak

Substrate Bias Effect

Necessary model for SAFBB technique

- Accurate transistor model at forward body bias condition
- Accurate source and drain diode model including forward direction

Argument


Which approach is better for high speed and low power operation

- Low substrate bias constant MOSFET without body bias technique
- High substrate bias constant MOSFET with body bias technique

Scalable MOS parameter helps to solve the argument

Expansion of parameter set

- Each device model is assigned depending on L and W(130nm), and gate - diffusion edge distance (90nm)
- hard to handle



37

What are the best and the worst model

- The best and the worst model are depending on circuits (Random Logic, Clock Distribution, Memory, and Analog)
- How to handle the distribution of characteristics of MOS transistors

38

Accuracy of the model

- Accuracy of model in triode, saturation and their boundary.
- Normally accuracy in saturation region has a priority for logic design.

Analog designers must first design circuits using inaccurate model for triode region.

39

High Speed Circuit Simulation

- ADC was designed first by Hspice simulation
- Layout - LPE - fast circuit simulation
- High speed simulation is necessary
- Usage of Hsim (Nassda)
two days simulation for 116K Tr. 4bit ADC

40

Conclusions

- **Low Power SoC in Project ASUKA**
 - **Low voltage Logic, Analog, and Memory**
- **Low Power Techniques**
 - **SA-FBB Technique**
 - **Body gating**
 - **High-speed ADC**
- **Various Device Model Issues at design**