# Wireless Communications Using Integrated Antennas<sup>#</sup>

K. K. O, K. Kim, B. Floyd, J. Mehta, H. Yoon, C.-M. Hung, D. Bravo, T. Dickson, X. Guo, R. Li, N. Trichy, J. Caserta, W. Bomstad, J. Branch, D.-J. Yang, J. Bohorquez, L. Gao, A. Sugavanam, J.-J. Lin, J. Chen, S. Yu, M.-H. Hwang, H. Wu and J. Brewer

> Silicon Microwave Integrated Circuits and System Research Group (SiMICS) Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, 32611

*Abstract*- The feasibility of integrating antennas and required circuits to form wireless interconnects in foundry digital CMOS technologies has been demonstrated. This technology can potentially be applied for implementation of wireless clock distribution systems, a true single chip radio for general purpose communication, on-chip and inter-chip data communication systems, RFID tags, RF sensors/radars and others.

Scaling of MOS transistor length to 0.10 µm and below has made the implementation of CMOS circuits operating at 20 GHz and higher feasible. At 24 GHz, a quarter wave antenna needs to be only  $\sim$  3 and 0.9 mm in free space and silicon. These in conjunction with the increases of chip sizes to  $\sim 2$ cm x 2 cm have made the integration of antennas for wireless communication possible. Integrated antennas could potentially be used to relieve the bottleneck with global signal distribution inside integrated circuits. They could be used to lower clock skew [1] (Fig. 1) and to lower I/O pin counts [1],[2], thus reducing the form factor and packaging costs. When integrated with sensors and a power source, a transceiver with on-chip antennas could provide a communication link for sensor network nodes (unode) (Fig. 2). The nodes can be the size of a grain of rice (~3mm x ~3 mm x a few mm's) and sufficiently inexpensive that they may be disposable. Such nodes could help to accelerate the realization of the Smart Dust vision [3].





This paper reviews the status of key technologies required to implement these interconnect systems as well as challenges and potential solutions. This paper presents the performance of on-chip antennas on 10-20  $\Omega$ -cm silicon substrates #This work is supported by SRC (Task ID: 885), DARPA (N66001-03-1-8901), and NASA (NAG10-316)

commonly used for CMOS technologies [4], circuits which could be implemented in foundry CMOS technologies and wireless interconnects using these [5],[6]. The key challenges including the effects of metal structures associated with integrated circuits [7], heat removal [8] and packaging, as well as, the interaction between transmitted and received signals, and nearby circuits [9] are discussed.

Fig. 3 shows  $G_a$  versus frequency plots for varying thicknesses of AlN layer between the silicon and metal chuck of a probe station. The measurements were made using a pair of 2-mm zigzag dipole antennas shown in Fig. 4 and the separation between the antennas was 5 mm. The power transmission gain  $G_a$  is defined as



Dips due to destructive interference effects are observed in the plots. As the AlN thickness is increased, the frequencies at which the dips occur are lowered. This is a clear demonstration of the fact that signal transmission and reception are via wave propagation. The addition of 0.76-mm thick AlN layer improves the power transmission gain by ~10 dB compared to the case when the wafer is in direct contact with the metal chuck. The AlN layer has thermal conductivity comparable to Al, which is critical for efficient heat removal.

These tiny antennas can also be used for communication over air [10]. Fig. 5 shows plots of  $G_a$  versus antenna separations up to 10 m for two different substrate thicknesses. The 3-mm on-chip antenna pairs with a 670-µm substrate thickness have ~20 dB more loss compared to the ideal 3-mm dipole pairs, and ~45 dB lower loss than that for a pair of probes.  $G_a$  approximately obeys the inverse square law up to 10 m. Fig. 6 also shows the plot for a pair of antennas fabricated on a 20- $\Omega$ -cm substrate with thickness of 100 µm.  $G_a$ 's are improved by ~10 dB due to the reduction of substrate loss

As mentioned, clock distribution can be a potential application for wireless interconnects. On wafer, a 15-GHz transmitted signal 2.2 cm away from a clock receiver with an integrated antenna has been successfully picked up by the receiver and amplified to generate a digital output signal [8] (Fig. 6). Fig. 7 shows the transmitter and receiver fabricated using a 0.18-µm CMOS process [6]. The area including the antenna is  $5.86 \times 10^5 \ \mu\text{m}^2$ . The area excluding bond pads is  $3.75 \times 10^5$  or (600 x 600)  $\mu\text{m}^2$ . The receiver consumes 40 mW of power. For the clock application, transmission over 2.2 cm is sufficient for the chip with the largest projected size. The power consumption of a system using 16 receivers over the areas projected by the ITRS has been found to be comparable to that of conventional systems [11].On-chip



wireless interconnects have also been demonstrated in a ball grid array package mounted on a PC board (Fig. 8).

Using an external gaussian lens horn antenna (similar to the system in Fig. 1(b)), a clock signal with total skew less than  $\sim$ 14 pS can be provided over an area of 3.8 cm x 3.1 cm. This should be sufficient for a system operating  $\sim$ 3 GHz and this area is  $\sim$ 4X larger than that typically thought possible for synchronization at such frequencies. Furthermore, receiving antennas can be significantly shorter than 1 mm [12].



Fig. 5. Antenna gain vs. separation in the outdoor dirt environment for 3-mm zigzag antennas on 20- $\Omega$ -cm substrates with a 3- $\mu$ m oxide layer and 670 and 100- $\mu$ m substrate thicknesses.

Metal structures near antennas can change input impedances and phase of received signals. To mitigate this, design guidelines and techniques to correct the phase changes are being developed. Another concern is the interference effects between transmitted signal and nearby circuits, and between the transmitted/received signal and switching noise of nearby circuits [13]. It should be possible to reduce the sensitivity to this by using guard rings and a triple n-well process.

The packaged clock receiver circuit (Fig. 8) has also been utilized to receive a 14.3 GHz clock signal transmitted using a 2-mm long zigzag dipole antenna fabricated on a  $20-\Omega$ -cm substrate. The signal is picked up by the receiver which is 40 cm away, amplified and frequency divided by 8 to generate a ~1.79-GHz local clock signal. The range was limited due to the ~-40-dBm sensitivity of clock receiver [6]. This modest

demonstration indicates that it is possible to communicate over free space using CMOS radios with integrated antennas



Fig. 6, Transmitted and the digital output signal of a clock receiver 2.2 cm away from the transmitting antenna.







[1] K. O, K. Kim, B. A. Floyd, J. Mehta, and H. Yoon, 1999 Govt. Microcircuit Apps. Conf. Dig. Papers, pp. 306-309, Monterey CA, Mar. 1999.

[2] S. Watanabe, K. Kimoto and T. Kikkawa, 2004 IEEE AP-S Intl. Symp. and USNC/URSI NRSM., paper 84.4, July 2004, Monterey, CA.

[3] B. Warneke, M. Last, B. Liebowitz, K. S. J. Pister, Computer, vol. 34, no. 1, pp. 44-51, Jan. 2001.

[4] K. Kim and K. K. O, Proceedings of the IITC, pp 21-23, San Francisco, CA, June 1998.

[5] B. A. Floyd, K. Kim, K. K. O, IEEE ISSCC, pp. 328-329, San Francisco, CA, Feb. 2000.

[6] B.-A. Floyd, C.-M. Hung, and K. K. O, IEEE J. of Solid-State Circuits, vol. 37, no. 5, pp. 543-552, May 2002.

[7] A. B. M. Harun-ur Rashid, S. Watanabe, T. Kikkawa, X. Guo, and K. K. O, 2002 IITC, pp. 173-175, San Francisco, CA, 2002.

[8] X. Guo, J. Caserta, R. Li, B. Floyd, and K. K. O, 2002 Symposium on VLSI Technology, pp. 36-37, June, 2002, Honolulu, HI.

[9] J. Mehta, and K. K. O, IEEE Trans. on Electro-Magnetic Compatibility, vol. 44, no. 5, pp. 282-290, May 2002.

[10] J.-J. Lin, X. Guo, R. Li, J. Branch, J. E. Brewer, and K. K. O, 2004 Custom Integrated Circuits Conference

[11] B. A. Floyd, and K. K. O, Proceedings of the 1999 IITC, pp. 248-251, San Francisco, CA, June 1999.

[12] R. Li, W. Bomstad, J. Caserta, X. Guo and K. K. O, Proc. of 2003 Intl. Interconnect Conference, pp. 120-122, June 2003, San Francisco, CA.

[13] T. O. Dickson, B. Floyd, and K. K. O, 2002 International Interconnect Technology Conference, pp. 154-156, San Francisco, CA, June 2002.







#### Intra-chip wireless communication

Transmitted power to Antenna	32 mW	56 mW
Quiet	0.57%	0.41%
All of small inverters	0.96%	0.76%
Half of small and half of large antennas	3.20%	1.83%
All inverters	No Lock	3.63%

- Mismatch loss for the antenna pair is 15 dB. G<sub>a</sub> is ~ 15 dB lower than that at 24 GHz. Corresponds to -15 and -12.5 dBm transmitted power at 24 GHz.
- As more inverters are turned on, jitter which is the variation of a period increases and can eventually lead to a failure of the clock receiver.
- Changes in bias currents for the LNA and divider due to substrate noise.
- Can be re-locked by increasing the transmitted power and adjusting the self-oscillation frequency of the divider.
- Possible to better protect the receiver using guard rings and deep nwells. More robust receiver design should also improve noise immunity.

2003 ITRS

2007

65 nm

2200

9.29 GHz

4.88 GHz

24x24

310

17.6

200

~67

11

**330** μm

1.1

190 W

2009

50 nm

2400

12.4 GHz

7.63 GHz

24x24

310

17.6

280

~93

12

235 um

1.0

210 W

2013

32 nm

2700

22.4 GHz

18.6 GHz

24x 24

310

17.6

500

~170

16

**130** μm

0.9

250 W

- The first use of wireless clock to drive digital circuits.
  Silicon Microwave Integrated Circuits and Systems Research
- Silicon Microwave Integrated Circuits and Systems Research

Year

**Minimum Feature Size** 

# I/O Pins (ASICS)

Chip Clock Frequency

Chip-to-board Clock Frequency

ASIC Chip Size (mm<sup>2</sup>)

μP Chip Size (mm<sup>2</sup>)

Linear Dimension (mm)

f<sub>T</sub> (GHz)

**RF Circuit Frequency (GHz)** 

# of Metal Layers

 $025\lambda$  in Si

Power Supply (V)

Max. Power (uP), Heat Sink

μ<mark>Si</mark>

# Why intra-chip wireless interconnects

- Global interconnection problem is a serious concern as the operating frequency and chip size are increased.
- Potential interconnection architectures unanticipated in current systems which could bring about a paradigm shift.
  - + Optical interconnects
  - + Superconducting interconnects
  - + Biological interconnects
- Wireless approach is an interconnect architecture in which signals propagate at the speed of light and which fits better to the CMOS technology trend.

aci			
. 31	μ	S	İ

## Wireless Interconnect for clock distribution

Silicon Microwave Integrated Circuits and Systems Research



- Clock distribution has been used as the technology driver.
- Dispersion increases the rise time and fall time of square waves used for clock. Almost no dispersion in wireless systems.
- With each generation, balancing delays through clock networks requires subtraction of delays to obtain smaller differences or skew.
- Jitter or variation of clock period is the major source of clock phase mismatches.

### <sup>(III</sup>Si/ Silicon Microwave Integrated Circuits and Systems Research

## Latency in Intra-Chip Clock Dist. Systems

Silicon Microwave Integrated Circuits and Systems Research



• The latency in a conventional clock system stays flat with time, while that for a wireless clock system decrease with time.

- By 2008, to meet the skew specification, the latencies need to be
- matched within ~ 0.9% versus ~ 3% for a wireless system.
- If more receivers are utilized, the latency can be made even smaller.
- Distributed clock network should decrease temperature variations.
  Silicon Microwave Integrated Circuits and Systems Research
- Silicon Microwave Integrated Circuits and Systems Research

-





## Acknowledgments

- The work on wireless clock distribution is supported by SRC (Task ID: 885).
- The work on the true single chip radio is being done in collaboration with Motorola Labs and supported by DARPA (N66001-03-1-8901).
- The work on inter-chip data communication is supported by NSF.

Silicon Microwave Integrated Circuits and Systems Research