

The Fifth International Workshop on
Nanoelectronics for Tera-Bit Information Processing

Technology Challenges for Future CMOS

Masataka Hirose
MIRAI, Advanced Semiconductor Research Center(ASRC)
National Institute for Advanced Industrial Science and Technology (AIST)

The Fifth COE Workshop
Jan. 29-30, 2007(Tokyo)


1. Technology Shift from Traditional Scaling
2. Carrier Transport Enhancement in MOSFET
 - Strain
 - Channel Materials
 - FET Architecture
3. Metal/High-k Gate Stack Technology
 - Vth Tuning and FLP
 - Gate Effective WorkFunction and FLP Mechanism
4. Future Direction/Challenges

A. Toriumi, MIRAI-AIST, The University of Tokyo
S. Takagi, MIRAI-AIST, The University of Tokyo
T. Kanayama, MIRAI-AIST

All the colleagues of High-k and Transistor Groups
in the MIRAI Project

This work is supported by NEDO

Tsugio Makimoto
"Nation's Future and Semiconductors"



3D Real Time
Graphics also
Needs 10³GOPS.

Human Communicator
Electronics WG(1999)


No Exponential is Forever : But "Forever"
Can be Delayed!

G. Moore, ISSCC 2003

- Number of Transistors (Shrinking printed dimensions / growing die size)
 - Annual Doubling(1965)
 - Two-year Doubling(1975)
- Change in Scaling Scenario
 - 0.5 μm CMOS performance was mostly achieved by conventional scaling.
 - In 90 nm CMOS, 60% of the performance is achieved by introducing new technologies, while 40% by extension.

B. Meyerson, ISSM 2004

IRAI Trade-off Factors in Device Scaling




S. Takagi, MIRAI

7

IRAI New Materials and Structures for MOSFET

MOSFET Evolution



Materials Evolution

| | Present | Future |
|------------------|-------------------------|---|
| Channel | Si | High- μ Materials (Strained Si, SiGe, Ge) |
| Gate Dielectrics | SiO ₂ (SiON) | High-k Dielectrics (HfSiO, HfAlO, LaAlO) |
| Gate Electrode | Poly-Si | Metal, Metal Silicide |
| Source/Drain | Si | SiGe, MSi _x , MGe _x |

Keeping Ioff low and enhancing Ion by optimal selection of materials and structures

8


IRAI Technology Challenges for Future CMOS

2. Carrier Transport Enhancement in MOSFET

- Subband Structure Engineering with :
 - Strain (Uni-axial, Bi-axial)
 - Channel Materials (Si, SiGe, Ge)
 - Surface Orientation
 - Multi-gate Architecture

9

IRAI SSOI, SGOI and GOI Wafer Technology




N. Hirashita et al., Proc. SOI Conf. 2004

N. Sugiyama et al., ISTD2006

10

IRAI TEM Images of Fully Strained SGOI Substrate




11

IRAI Subband Structure Modulation with Tensile Strain

Ground states of the 2- and 4-fold valleys for 2-dimensional electrons in Si (100) surface inversion layer.

Subband structure engineering for increasing the occupancy of 2-fold valley (higher μ) electrons.




S. Takagi et al., IEDM1997

S. Takagi et al., Solid State Electr. 49(2005)684


12

IRAI Hole Mobility Enhancement due to Bi- and Uni-axial Strain

M. Uchida et al., Proc. SISPAD (2005)
p.315



T. Ghani et al., IEDM 2003



•Uni-axial compressive (Induced by SiGe S/D Epi or SiN liner) Beneficial to pFET
•Tensile strain benefits nFET mobility

13

IRAI Mobility Anisotropy of Electrons and Holes in MOSFET Inversion Layer

PHYSICAL REVIEW B VOLUME 4, NUMBER 6 15 SEPTEMBER 1971

Mobility Anisotropy of Electrons in Inversion Layers on Oxidized Silicon Surfaces

Tai Satō, Yoshiyuki Takehishi, and Hisashi Hara
Tsukuba Research and Development Center, Tokyo Shibaura Electric Company, Ltd.,
Komaki, Kanagawa, Japan
and
Yoshihiko Okamoto
Yokohama Research and Development Center, Tokyo Shibaura Electric Company, Ltd.,
Kanagawa, Kanagawa, Japan
(Received 15 December 1970)

Measurements of the field-effect mobility of electrons in n-type inversion layers of Si as a function of the crystalline orientation of the surface and of the azimuthal direction of the current path within the layers are reported. Significant mobility anisotropy observed over a range of strong electric fields perpendicular to the surface at temperatures from 77 to 300°K contrasts substantially with that in the case of p-type inversion layers reported previously. The anisotropy at room temperature can be successfully interpreted in terms of the effective-mass anisotropy calculated on the basis of Stern and Howard's formula for the two-dimensional carriers. For a full understanding of the experimental results, particularly at low temperatures, theoretical investigations including the anisotropy of the relaxation time are required, but have not been explored enough. Extensive data on the dependence of the mobility on the electric field and temperature as well as hole-acceptor concentration are presented and discussed in the light of existing scattering theories. Some hole-mobility data are included for comparison.





FIG. 2. Plots of the field-effect mobility of electrons (upper half) as a function of surface orientation and current-flow direction. The calculated reciprocal effective mass of electrons in the lowest subband (see Table II) is also plotted by dotted lines. Corresponding results (not shown) of hole mobility are reproduced for comparison (lower half). The apparent discontinuity of the masses at the (111) and \bar{p} channel (100) surfaces comes from the fact that only the lowest subband is considered. Near the (111) surface, the energy of upper subbands comes closer and closer to the energy of the lowest subband. If the population into these upper subbands is taken into account statistically, these discontinuities should disappear (see Table III).

T. Sato et al., Phys. Rev. B, 4(1971)1950

T. Sato et al., Jpn. J. Appl. Phys 8(1969)588

14

IRAI Multi-Gate pMOS with Uniaxially-Strained SGOI Channels





All performance enhancement boosters for pMOS can be adequately combined.

15

IRAI Fabricated Strained SGOI FinFET

1.6 nm SiON gate oxide
Ni SALICIDE

Cross Sectional TEM




Good crystal quality has been maintained even after device fabrication processes.

T. Irisawa et al., IEDM 2005

16

IRAI Gm Enhancement in Uniaxially Strained, SGOI(110) Fin FET




Large g_m enhancement due to uniaxial compressive stress as well as (110) surface orientation.

T. Irisawa et al., IEDM 2005

17


IRAI Subband Engineering for (110) nMOS



T. Mizuno et al IEEE EDL 41, pp.266 (2003).


18

IRAI Advantages of Uniaxial Strain in (110) nMOSFET



- 1) 2-fold valleys is occupied (light m^* , m^* reduction^[1])
 - 2) Optimum current direction is the same as pMOS
 - 3) Good compatibility with multi-gate structures (as shown next)
- [1] K. Uchida et al., IEDM. (2005). 19


IRAI Uniaxially Strained Device Structure Fabricated from SSOI



Single-layer strained SOI sub. (40 nm re-growth on 15 nm initial sub.)
 Strain = 0.9% (Biaxial)
 T. Irisawa et al., IEDM (2005)
 N. Collaert et al., VLSI sym. (2006)


Uniaxial tensile strain along current flow direction is applied by lateral strain relaxation

IRAI Subband Engineering by Uniaxial Strain in Tri-gate MOSFET




Electrons repopulate into 2-fold valleys having lighter m^* both on (110) and (001).

IRAI Fabricated Tri-gate MOSFET




$T_{ox} \sim 4.5$ nm
 $L = 10-100$ μ m

IRAI Id-Vg and gm Characteristics



Large g_m enhancement of 2.2x is observed in SSOI Tri-gate

IRAI Uniaxially Strained CMOS with Optimally Designed Subband Structures



T. Irisawa et al., IEDM. 2006

T. Irisawa et al., IEDM. (2005).


Optimum multi-gate CMOS structure is realized on the same (001) wafer along the same <110> direction

3. Metal/High-k Gate Stack Technology


- High-k Performance and Mechanism
 - Gate Leakage and Channel Mobility
 - V_{th} Tuning and FLP
 - Gate Effective Workfunction
 - FLP Mechanism

| | nMOS | pMOS |
|------------------|---|--|
| Metal | TaC, NiSi, HfSi, Ta(Tb, Er, Yb)N, (Ta, Hf, Mo)SiN | Pt, Ru, Re, PtSi _x , Ni ₃ Si, MoN _x , TiSiN, TiCN |
| Top Layer | La ₂ O ₃ | Al ₂ O ₃ , AlN |
| High-k | HfLaO | HfAlO |
| | HfSiO(N), HfO ₂ | |
| Si sub. | N I/I | F I/I |


VLSI2005, VLSI2006, IEDM2004, IEDM2005



A. Tonumi et al., Microelectronic Engrn. 2005 27




Ref: VLSI Tech. Symp. 2003-2006, IEDM, 2003-2005, SSDM 2005



- Symmetric V_{th} can be obtained at [Al] 25 at.% for poly-Si and ~7 at.% for FUSI-NiSi.


M. Kadoshima et al., VLSI Symp. 2005 p.70



$$\phi_{m,eff} \text{ on high-k} = S(\phi_{m,eff} \text{ on SiO}_2 - \phi_{CNL}) + \phi_{CNL}$$


M. Kadoshima et al., VLSI Symp. 2005 p.70

IRAI The First Principles Analysis of FLP in Poly-Si/HfO₂



IRAI Effective Workfunction of Poly-Si


By removing O-atoms at Poly-Si/HfO₂ interface, we obtain WF and EWF for p- and n-type Poly-Si on HfO₂.



- p-type electrode: EWF tends to decrease by 0.6~0.8eV.
- n-type electrode: EWF tends to increase by 0.3~0.2eV.


First principles calculations well describe FLP consistently.

IRAI Future Direction/Challenges




Device Engineering for Implementing New Materials and Structures


IRAI Gate Line Edge Roughness and Channel Dopant Position Variation




IRAI High-Precision CD Metrology by AFM



IRAI Three-Dimensional Metrology by CD-AFM




IRAI Metal/High-k, Epitaxial NiSi₂ S/D, UTB SOI MOSFET




N. Mise et al., IWJT2006, S. Migita et al., ISDRS 2005, M. Watanabe et al., DRC, 2005 37

IRAI L_{ch}-Variation Suppression by Epitaxial S/D




38

IRAI High-Spatial-Resolution Potential Profile of pn Junction by STM



39

IRAI Individual Dopant Distributions and Potential Fluctuations in pn Junction



M. Nishizawa et al., SSDM2006 40

IRAI SUMMARY

Back to Science for Future CMOS Technology and Beyond

- Subband structure engineering with strain configuration, channel materials, surface orientation and FET architecture is a key to enhance CMOS performance.
- Atomic level understanding and control of high-k gate stack interfaces including high-k compositional profile design are needed.
- Materials science for high- μ channels and higher-k gate dielectrics, and new concept of angstrom metrology which meet the future industry needs are great challenges.

41