

21st Century COE, Hiroshima University Nanoelectronics for Tera-bit Information Processing

Summary of the 21st COE Program on Nanoelectronics for Tera-bit Information Processing

Atsushi Iwata, COE Leader Jan. 29, 2007

Outline

- 1. Concept and target of the COE
- 2. Research fields and Members
- 3. Modeling -HiSIM
- 4. Circuits and System -3DCSS
- 5. Devices and Process
- 6. Future project for Semi-Bio integration
- 7. Conclusion

Concept and Target of the COE

Concept is to realize

- Collaborative research in these 3 fields of
- (1) circuit design and system architecture,
- (2) device modeling, (3) nano-devices and processing.
- RF operated device structure predicted by physical modeling.

Targets is to develop innovative tech. for implementing hyper brains with tera-bit processing capability. That is 3-D integration utilizing wireless Interconnects, and related nano-device, materials and processing tech.

Objective in education is to bring up highly-capable human resources who become leaders.

3D Integration using Wireless Interconnects 1011 To overcome the Moore's law of devices 10⁹ x2/2yea by utilizing 3D integration, 107 new interconnection tech. ŝ is required. 105 x2 / year **Global Wireless Interconnect (GWI)** 10³ 1970 1980 1990 2000 2010 Tx Antenna EM wave propagation through stacked multi-chips Rx Antenna for Global clocks and data Local Wireless Interconnect (LWI) Inductive coupling between adjacent chips for local data transfer 3DCSS Spiral inductor pair Presented at ISSCC2005

Three Core Research Fields and Members



HiSIM MOS Model

HiSIM model described by the surface potential based on drift and diffusion. *HiSIM2* including Non-Quasi-Static effects realizes sufficient accuracy in noise and distortion at GHz RF circuit operation.

Model	96	Year 96 98 00 02 04 06				Nr. par	of model ameter	Physics based	Accuracy, reliability	
BSIM (UC Berkeley)	Ver.II		Ver.IV		_		3	00	×	×
Model 11 (Philips) SP2000 (U. Penn. St.) Surface Potential (anal.)			_	<u> </u>	PSP	۴T			0	Δ
HiSIM (Hiroshima U.) Surface Potential (exact)			Ver.	I Ve	er. II		7	5	0	0

Compact Model Council selected the next MOS model by the end of 2005. HiSIM was selected a promising candidate of 1st stage in July 2004, **PSP** was selected the standard MOS model at the end of 2005. Study on other devices: SOI device, DMOS is continued.



Transmission of Gaussian Monocycle Pulses







System and Circuit Architecture

1. Wireless Interconnections

- ·GWI: UWB transceiver with on-chip antenna
- ·LWI: Asynchronous and synchronous scheme
- · Standing wave oscillator using inductors
- ·Low noise & low voltage analog circuits

2. Memory based Parallel Processing

Associative memory: Eucridean dis. cal. & learning
 Learning model & application to handwritten character recog.

3. Three Dimensional Integration using GWI & LWI

•3-Dimentional Custom stack system: 3DCSS •Multi-object recognition prototype consists of 3 chips VP3D, OR3D, RM3D and FPC

A Gaussian Monocycle Pulse Transmitter Circuit For IR-UWB system



Spiral-inductor based wireless chip-interconnect







Low Voltage Chopper Amplifier operated at 0.6V Supply

Noise reduction techniques AutoZeroing and Chopper stabilization using grounded switches, and bias



Multi-Object Detection/Recognition System using 3DCSS

Analog current

squarer circuit

Test chip in 0.35um CMOS

64 Patterns (16 binaries each 5-bit long)

5.12 mm² (2.56mm x 2mm)

4.9 mm × 4.9 mm

< 140 nsec

< 220 mW

Reference Patterns

Nearest Match Times (simulation)

Power Dissipation (simulation)

Chip size

Design Area





Binder Brotensteinen Straten und der Straten

Process Tech. for scaled & 3-D MOS devices

- 1. Ultra-shallow junction and gate workfunction tuning • 10 nm Junction formation with Sb and B by PMLA (Partial Melt Laser Annealing)
 - Work function tuning for NiSi Gate MOS FETs Solution: Sb pre-doping before silicidation Study on new metal gate material: Pd₂Si (FUSI)
- 2. Highly reliable High-k gate dielectrics using ALD
 Si-nitride/SiO2 stack gate dielectrics for scaled DRAMs
 New high-k gate dielectrics HfO₂
- 3. 3-D MOS Devices: Beam Channel Transistor with high current driving capability with small chip area. • Structure and processing

Vision Proc. Chip for 3D integration (VP3D)



Overview of nano-device and process technologies



10 nm Junction Formation with Sb and B

World leading shallow junction formation maintaining low sheet resistance by PMLA (Partial Melt Laser Annealing)





Technologies to realize BCT target-A and -B



Results of fabrication process for BCT

- 1. Aspect ratio of greater than 50 is obtained for (110) Si beam formation.
- 2. Selective oxide coating of Si gate process is developed for conformal gate formation.
- 3. Preliminary plasma doping process is developed for uniform doping to tall vertical Si side-wall.
- 4. A guiding principle for Ni-silicidation of tall Si beam is proposed for precise control of source/drain formation.
- 5. An independently controllable triple gate beam channel transistor is successfully developed.

Reliable gate dielectrics using ALD



(1) 1.5-µm high and 80-nm thick Si beams (3) Uniformly As-doped delineated by anisotropic TMAH etchant. Si beams by plasma doping. Poly-Si oxide Polv Si Si substrate Beam height/width=550 nm/180 nm (2) Self-aligned oxide coating (4) Low-resistivity Niby impurity-enhanced oxidation. silicided S/D beam. **Optically Interconnected LSI** Driving transistor for ster optical switch Liah Meta Tran Optical switch made of electro optic (EO) or magneto optic (MO) material Jpn. J. Appl. Phys. 45, No. 4B, p. 3488, 2006

Ring resonator optical switch using electro-optic (EO) material Switching speed 66 GHz operation at <20V (Simulated)

Formation of EO material (Ba,Sr)TiO₃ at low temperatures (<550 °C) by sputtering and spin-coat

Results of process development



Transient I_d Characteristics by Electron Charging to Doubly-Stacked Si-QDs Floating Gate



Multiple step electron injection to the Si-QDs floating gate device has been confirmed by the temporal drain current changes.

Increase in Id due to electron emission is observed by Vg switching in a metastable state.

During each metastable state, electrons injectedare likely to be redistributed.

Coulomb Blockade

Conclusions

The COE has established intensive collaboration in the research fields of circuits/system, modeling and device/process.

The innovative 3D integration technology utilizing wireless interconnections and the related device and design techniques have been developed.

The achievement will lead us to the future research in **nano-bio fusion technologies**.

Innovation Project for Semi-Bio Integration

Based on the achievement of the COE program, we have started the project for **semiconductor and biotechnology integration** in cooperation with ELPIDA memory Corp.

Target of the project is **capsule type bio-sensor systems** with multi-item / sensitive bio sensing, memory and wireless I/F which brings **ubiquitous medical examinations**.

