

Functional-Memory Architectures for Information Processing Systems


H. J. Mattausch, T. Koide, M. A. Abedin, K. Johguchi

Hiroshima University
 Research Center for Nanodevices and Systems
 Graduate School of Advanced Sciences of Matter

Outline


1. Information-Processing Problems from the Memory Point of View
 - 1.1. Access Bandwidth of the Memory
 - 1.2. Separation between Memory and Processing Unit
2. Improved Memory Access Bandwidth by a larger Number of Access Ports
 - 2.1. Efficient Multi-Port Memory Architectures
 - 2.2. Design Examples for Different Applications
3. Unification of Processing Unit and Memory for Pattern Matching

Architecture of Present Information Systems




1-port memory and data transfer link limit the systems processing performance


Required System Actions for Data Item Processing



Step 1: Data Reading




Step 2: Data Processing



Step 3: Writing of Result

Processing of 1 data item requires 2 memory accesses

Possibilities to Improve Memory Access Bandwidth




Improvement methods

1. Reduced access time (t_c)
2. Longer wordlength (W)
3. More ports (N)

$$\text{Access Bandwidth} \sim W \cdot N / t_c$$

Methods 1 and 2 are widely used, but method 3 is not

Port Number and Random Access Bandwidth




Multi-port memory can increase the systems bandwidth limits by a few orders of magnitude

32 ports are needed for reaching the Tb/s bandwidth range

High access bandwidth can be obtained already with a low clock frequency

Unification of Memory and Processing Unit




Unification of memory and processing unit removes the necessity for the data transfer

Outline

1. Information-Processing Problems from the Memory Point of View
 - 1.1. Access Bandwidth of the Memory
 - 1.2. Separation between Memory and Processing Unit
2. Improved Memory Access Bandwidth by a larger Number of Access Ports
 - 2.1. Efficient Multi-Port Memory Architectures
 - 2.2. Design Examples for Different Applications
3. Unification of Processing Unit and Memory for Pattern Matching


Realization of an N-Port SRAM Cell



1-Port SRAM Cell

N-Port SRAM Cell


Design Examples of Multi-Port SRAM and ROM Cells



1, 2, 4, 8 port SRAM cell
(2 metal, 0.5µm CMOS)

1, 2, 4, 8 port ROM cell
(2 metal, 0.5µm CMOS)

Area Increase of Multi-Port Memory Cells




Quadratic area increase as a function of port number

Factor 100 for 32-port SRAM cell

Factor 400 for 32-port ROM cell

Strong area increase of multi-port memory cells is prohibitive for realizing large storage capacities

Hierarchical Multi-port Memory Architecture (HMA)






Disadvantages:



In comparison to the multi-port cell architecture a relatively large access-conflict ratio.

Advantages:


- a) Small increase of area with port number
- b) Elimination of the data/address bus between crossbar and banks.
- c) Only square-root increase of bank-decoder size as a function of bank number.
- d) Regular and modular placement of banks.
- e) Decrease of access latency.



- ### Outline
- Information-Processing Problems from the Memory Point of View
 - Access Bandwidth of the Memory
 - Separation between Memory and Processing Unit
 - Improved Memory Access Bandwidth by a larger Number of Access Ports
 - Efficient Multi-Port Memory Architectures
 - Design Examples for Different Applications
 - Unification of Processing Unit and Memory for Pattern Matching
- 5th International Workshop, 21 Century COE Program on Nanoelectronics for Terabit Information Processing, January 2007 16




12-Port Multi-Bank Register-File Architecture



- 2 port SRAM cells and 1-to-8 read, 1-to-4 write port converters in each bank.
 - Reduction of area and access delay time.
- Access conflicts are avoided by,
 - Access scheduler integrated after instruction decoding in the processor.
 - Completely divided read and write path until SRAM cells.

12-Port Register File Design in 180nm CMOS



Technology	0.18μm CMOS
Gate Length	200 nm
Interconnection	5 Layer Al Metal
Power Supply	1.8V
Die Size	2.8mm × 2.8mm
Port Number	12 port (Read 8, Write 4)
Registers	128
Capacity	4 Kbit
Bank Capacity	1 Kbit
Bank Number	4 bank
Wordlength	32 bit
Max. Clock	640 MHz (simulated)
Area	0.39 mm ²


Bank Decoder is placed in the center of each bank.

Comparison with Multi-Port Cell Register Files

	Multi-bank Register File (HMA)	Conventional Multi-port-cell Register File	Multi-bank Register File (HMA), estimated	Conventional Multi-port-cell Register File ISSCC2002
Technology	200nm L _{gate} 5 metal CMOS	200nm L _{gate} 5 metal CMOS	110nm L _{gate} 5 metal CMOS	110nm L _{gate} 4 metal CMOS
Supply voltage	1.8 V	1.8 V	1.2 V	1.2 V
Access ports	12 (8r, 4w)	12 (8r, 4w)	16 (10r, 6w)	16 (10r, 6w)
Registers	128	128	34	34
Word length	32 bit	32 bit	64 bit	64 bit
Core area	0.39 mm ²	1.43 mm ²	0.21 mm ²	0.5 mm ²
Max operation frequency	640 MHz (simulated) 417 MHz (measured)	330 MHz (simulated)	1140 MHz (from sim.) 746 MHz (from meas.)	545 MHz (measured)
Power dissipation	210 mW @500 MHz (simulated)	105 mW @330MHz (simulated)	106 mW @500 MHz	220 mW @500 MHz

Conventional Separate Data and Instruction Caches

- Processor's increasing parallel instruction execution requires adequate cache port numbers
 - Large cache-area increase
 - Lower maximum clock frequency
 - Higher power consumption



- Separation of data and instruction cache leads to suboptimal usage of the combined storage capacity
 - Fragmentation

Unification of data and instruction cache is desirable


Unification Method of Data and Instruction Cache

Different access patterns for data and instruction cache


- Instruction cache: Sequential (in order) access is the normal case
 - 1 port with large wordlength is sufficient for access to several instructions
- Data cache: Random access for different data words is normal
 - Increase of the port number is necessary

Assignment between ports and banks must be improved

Realization of different wordlength for each port



4-Port Unified Data/Instruction Cache Design




Technology	0.18μm CMOS
Interconnections	5 Metal Layers
Power Supply	1.8 V
Cache Area	6.2 mm ²
Port Number	4 Ports
Total Capacity	128 Kbit
Bank Capacity	2 Kbit
Bank Number	16(Tag) + 64(Data)
Wordlength	16 or 64 bit
Clock cycle	3.4 nsec (Sim.)
Power Dissipation	247mW @250MHz (Sim.)

Service/Instruction ports : 2 ports (64bit); Data ports : 2 port (16bit)


A 1-port cache with the same access bandwidth would need a 340ps clock cycle.

Minimum Distance Search Architecture



Unified architecture of memory and processing unit makes fully parallel minimum distance search possible

Circuits and Layout of Winner-Search Circuits



WLA and WTA Layout in 350nm CMOS

Important Distance Measures

Equation of Application-Relevant Measures:

$$\text{Distance of reference pattern } i = \left\{ \sum_{j=1}^w |SB_j - SC_{i,j}|^m \right\}^{\frac{1}{m}}$$

Bit number k of SB/SC and power m of $|SB-SC|$:


Hamming Distance : $k = 1, m = 1$

Manhattan Distance : $k > 1, m = 1$


Euclidean Distance : $k > 1, m = 2$

Unified Architecture of memory and processing unit allows the realization of important distance measures

Memory-Field Construction for Hamming Distance



32 pattern Hamming-Distance Search Example




Power Dissipation:
 ~4.4 mW/mm²

Performance:
 ~100 GOPS/mm²

Reliability: < 1.13% Winner-Distance Error

Bank Concept for Large Reference-Pattern Number




128 Pattern Manhattan-Distance Search Example

Technology	0.35μm CMOS
Metal Layers	3
Die Size	4.9mm • 4.9mm
Pin Number	144
Supply Voltage	3.3 V
Design Area	14.1mm ² (4.0mm × 3.6mm)
Bank Number	2
Reference Pattern	64 × 2=128
Distance	Manhattan Distance
Transistors	516211
Search Time	< 136nsec
Power Dissipation	< 157mW

5th International Workshop, 21 Century COE Program on Nanoelectronics for Terabit Information Processing, January 2007 31

Circuit Concept for the Euclidean Distance



Memory-Field Construction for Euclidean Distance

Layout of 5-bit Euclidean Distance Memory Block in 350nm CMOS

5th International Workshop, 21 Century COE Program on Nanoelectronics for Terabit Information Processing, January 2007 33

64 Pattern Euclidean Distance Search Example

Distance Measure	Euclidean-Distance
Reference Patterns	64 Patterns (16 binaries each 5-bit long)
Design Area	5.12 mm ² (2.56mm × 2mm)
Nearest Match Unit Area	0.53mm ² - 11.1% of design area
Nearest Match Times (simulation)	< 157 nsec
Power Dissipation (simulation)	< 195 mW
Chip size	4.9 mm × 4.9 mm
Chip pin	144
No. of Transistors	1,86,648
Technology	0.35 μm, 2-poly, 3-metal CMOS
Supply Voltage	3.3V

5th International Workshop, 21 Century COE Program on Nanoelectronics for Terabit Information Processing, January 2007 34

Associative Memory's Computational Performance

```

C-Code
for (i = 0; i < 64; i++) {
  for (j = 0; j < 16; j++) {
    S[j] = abs(In[i] - Ref[j]);
    D[j] += S[j]*S[j];
    if ( min > D[j] ) min = D[j];
  }
}

Necessary Operations: 22,159
Associative Memory's Computation Time: 158ns

Equivalent Performance = Operations/Time = 140 GOPS

Assembler Program
main:
  pushl %ebp
  movl %esp, %ebp
  andl $-16, %esp
  addl $15, %eax
  .
  .
L5:
  cmpl $15, -4496(%ebp)
  jg L6
  movl -4496(%ebp), %ecx
  movl -4492(%ebp), %eax
  sall $6, %eax
  .
  .
    
```

An 8-bank associative memory with 64 patterns per bank achieves a performance of 1.12 TOPS

5th International Workshop, 21 Century COE Program on Nanoelectronics for Terabit Information Processing, January 2007 35

Conclusion

- Data transmission between memory and processing unit limits the performance improvements of integrated systems.
 - Two methods for mitigating this problem have been proposed:
 - Bank-based Multi-porting of the memory
 - Unification of memory and processing unit
 - Applications of these two methods lead to key technologies for terabit information processing, enabling in particular:
 - Tera-bit-per-second (Tbps) memory-access bandwidth
 - Tera-operation-per-second (TOPS) processing power for the pattern-matching function
- 5th International Workshop, 21 Century COE Program on Nanoelectronics for Terabit Information Processing, January 2007 36