

# Metal Gate and Junction Technologies for Leading Edge Devices


Kentaro Shibahara

Research Center for Nanodevices and Systems,  
Hiroshima Univ.

## Fundamental Device Technologies for 3DCSS

3DCSS System

multi-chip information processing with wireless Interconnect



Tera-bit processing → high RF performance devices

$$f_T = \frac{g_m}{2\pi C_{gs}}$$

Parasitic series resistance should be low  
→ Low resistive junction formation  
→ Laser Annealing

$$f_{max} = \sqrt{\frac{f_T}{8\pi C_{gs} R_g}}$$

Gate resistance should be low  
→ Metal gate

## Order of Presentation

Looking back the following 5 years activities for our COE Pj.

- Metal Gate Technology
- Shallow Junction Formation

## Why metal gate?: Basic expectation


- ◆ Recover EOT loss due to gate depletion.

$I_{on}$  vs  $J_g$  trade-off

- ◆ Lower resistivity

RF application  $f_{max}$

However, workfunction appropriate to CMOS devices are needed.



~ 0.4 nm  
(gate dope :  $1 \times 10^{20} \text{ cm}^{-3}$ )

## Introduction Timing of Metal Gate

Based on ITRS 2005 PIDS Table: Planar Bulk Devices

		2005	2006	2007	2008	2009	2010	2011	2012
1Metal ½ Pitch		90	78	68	59	52	45	40	36
HP	EOT	1.2	1.1	1.1	.9	.75	.65	.5	.5
	ΔEOT	.73	.74	.74	.29	.28	.27	.25	.25
LOP	EOT	1.4	1.3	1.2	1.1	1.0	.9	.9	.9
	ΔEOT	.65	.65	.64	.32	.32	.32	.32	.32
LSTP	EOT	2.1	2.0	1.9	1.6	1.5	1.4	1.4	1.3
	ΔEOT	.63	.63	.63	.33	.32	.32	.32	.31

Shifted at 2006 update

Band edge workfunction is hard to obtain.

## Our Target


Tunable Workfunction: Single metal gate CMOS  
How?

by Pileup formation

- Gate first process
- Mo + N

- FUSI (Fully Silicided) gate
- NiSi and Pd<sub>2</sub>Si + P, As, Sb, B.....

## Workfunction Tuning by Pileup Formation



## Related Presentation


### FUSI

P-18  
Workfunction Tuning of NiSi and Pd<sub>2</sub>Si Fully-Silicided Gates by Predoping  
T. Hosoi, K. Sano, M. Hino, and K. Shibahara


Evaluation of Chemical Structures and Work Function of NiSi near the Interface between NiSi and SiO<sub>2</sub>  
H. Murakami, H. Yoshinaga, D. Azuma, A. Ohta, Y. Munetaka, S. Higashi, S. Miyazaki, T. Aoyama, K. Hosaka, and K. Shibahara

→ First, Mo results, then FUSI briefly

## Categollization: Processes for Metal/Metal Compound




## Mo Fine patterning




Easy Fine Patterning  
High Selectivity against Oxide

→ Suitable for Gate First Process  
In addition, workfunction tunable


## Nitrogen Solid-Phase Diffusion into Mo Gate




## Nitrogen Solid-Phase Diffusion into Mo Gate




### Nitrogen Redistribution by S/D Activation Annealing




### $V_{th}$ Dependence on Gate Length



### Nitrogen Redistribution in Mo Gate (oxide-cover)




### Mechanism of $V_{th}$ shift decrease (TiN-cap)



### Control of Workfunction

Thus, combining Mo+N process to MOSFET fabrication process maintaining expected workfunction value is a tough issue.  
How about other metals?


### Thermal Stability of Metal Workfunction



Important Issue for Gate First Devices.


Integration scheme of dual metal is also ....

### Fabrication Flow for FUSI Gate




### FUSI Gate MOS Diode Fabrication with Predoping

- p-Si(100)
- Gate oxidation
- Poly-Si deposition
- Gate patterning
- P, As, Sb, B .... Predoping by Ion Implantation
- Activation annealing
- Ni or Pd sputter deposition
- Full-Silicidation




Impurities Solubility: Silicide << poly-Si  
 → Impurity Condensation  
 → Pileup formation at Oxide Interface

### Workfunction Tunable Range of FUSI Gate



- Pd<sub>2</sub>Si that can be processed at lower temperature provided wide workfunction tunable range.
- What is the origin of different results for NiSi?


### Characterization of NiSi FUSI MOS Interface



For all the samples, implanted impurities are piled up near the interface.

Source: Dr. Murakami's presentation  
 Specimen: Made in Fujitsu

### Another Characterization of NiSi FUSI MOS Interface




Sb-O signal was disappeared after Ar<sup>+</sup> sputtering necessary for workfunction evaluation.

Oxidized Sb in SiO<sub>2</sub> is essential for NiSi workfunction shift.  
 Specimen: Made in Hiroshima Univ.  
 ← Quite different conclusion. Why?


### Influence of Process Condition on Pileup Formation

Source: Dr Hosoi's Poster



Pileup peak concentration : 450°C > 500°C  
 FUSI Workfunction Tuning: Sensitive to process condition

## Influence of Temperature and Doping: Pd<sub>2</sub>Si



## Press Release From IBM and Intel: Metal+high-k in 2008

Jan. 27, 2007


<http://www-03.ibm.com/press/us/en/pressrelease/20980.wss>

IBM Advancement to Spawn New Generation of Chips: "First fundamental change to basic transistor in forty years"

<http://www.intel.com/pressroom/archive/releases/20070128comp.htm>  
Intel Transistor Technology Breakthrough Represents Biggest Change to Computer Chips In 40 Years

Even if they really ship products in 2008, research on metal gate should be continued. We have not understand well nature of the new gate stack yet.

Intel's new gate stack ???




## Order of Presentation

- Metal Gate Technology
- Shallow Junction Formation

## "Diffusion Less"

### Shallow Junction: Key Technology for MOSFET Scaling

Ohuchi et al., 2002 IEDM(Toshiba)



Optimized Spike Annealing  
(sub-seconds RTA by halogen lamp heating)

$X_j$  (Junction Depth) increase by diffusion

We need this range!

"Diffusion Less" is the key word that represents a demand for post-spike annealing technologies.

## Candidates of Post-Spike Annealing

Low temperature & Long duration  
Solid phase regrowth: hr-min

High temperature & Short duration

LSA Flash lamp: ms –  $\mu$ s  
CW Laser Annealing: ms –  $\mu$ s

Pulse Laser Annealing: ns

What is the best scheme for pulse laser?

Our Target

## Summary of our activities on LA (Laser Annealing)

KrF Excimer Laser

HALA: Heat-assited LA

PMLA: Partial Melt LA


Solid State Green Laser

LA with light absorbing layer


Analysis of LA with phase switch

### Merits of Excimer Laser

LA KrF Excimer Laser ( $\lambda$ : 248 nm)  
Pulse Width: 38 ns




### Schemes for Conventional Laser Annealing




### HALA & PMLA Time Sequence


Substrate Temperature ( $T_{sub}$ ): 250 – 525°C  
 • Laser Energy Density ( $E_L$ ): 200 – 600 mJ/cm<sup>2</sup>  
 • FWHM of Laser Pulse: 38 ns, Pulse Number: 1 Pulse




### Sheet Resistance and Energy Density for HALA




### SIMS Profile: 300 mJ/cm<sup>2</sup>



### Basic Ideas of Schemes




### Advantage of PMLA




PMLA: Amorphization depth is free from junction depth

### XTEM before Laser Irradiation



### 10 nm Junction Formation with Sb and B



### Conclusions

- Achievements on metal gate and LA obtained during our COE Pj. term were reviewed.
- Metal gate and LA technologies are still exotic ones for Si LSIs. However, introduction to products is approaching.
- We will continue research to support industries by supplying better understandings on process, materials and so on related to these fields.

### Acknowledgements

This work was a result of effort of many students and researchers at RCNS and adsm of Hiroshima Univ.