A Vision System using a 3-Dimesional integration with Local and Global Wireless Interconnections

Seiji Kameda, Nobuo Sasaki, Hiroshi Ando, Daisuke Arizono, Kentaro Kimoto, Masaki Odahara,



Hiroshima University



*1 Except antenna and wire areas. *2 Pulse cycle = 2.0us, Pulse width = 1.0us *3 Maximum pulse width = 1.0us, Maximum voltage magnitude = 1.0V. *4 Depend on an input image, a smoothing area of the resistive network, and etc.

onsumption²

WM & PWD circui

Resolution

(trar

332.4(H) x 344.8(V) [um2

8 [bit] (PWM) 0.66 [mW/cell] (PWD) 1.70 [mW/cell]

was redeveloped. The thickness of the thinned re-VP3D chip was about 50um because the small die size makes thinning of the chip easier. Additionally, the thickness of the FPC and the height of the Au bump were reduced 30um and 20um, respectively. The distance between two spiral inductors was below the design value.

Cess	CMOS 0.18um 1 Poly 6 Metal		Antenna length	3990 [um]	
size	5.0 x 5.0 [mm ²]		Size"	872.9(H) x 409.6(V) [um	
nber of pixels	84(H) x 84(V) [pixel]		Power consumption	54 [mW]	
nber of LWIs	21 x 2 [cell] (transmitter and receiver)		Power supply	1.8 [V]	
ansmitter & receiver circuit			Pixel circuit		
e	552.8(H) x 190.0(V) [um ²]		Size	32.6(H) x 29.1(V) [um2]	
luctor)	(200.0(H) x 180.0(V) [um ²])		Output accuracy ⁴	6~8 [bit]	
nber of turns	9 (Top-3rd metal: 2, 2nd metal: 1)		Power	(processing) 81.5 [uW/pix	
ver	1.59 [mW/cell]		consumption	(readout) 56.1 [uW/pixel	
sumption ^{*2}	(transmitter + receiver)		Power supply	3.3 [V]	
ver supply	1.8 [V]				
& PWD circuit			*1 Except antenna and wire areas.		
•	284.6(H) x 130.4(V) [um ²]		 *3 Maximum pulse width = 1.0us, Maximum voltage magnitude = 1.0V. *4 Depend on an input image, a smoothing area of the resistive network, and etc. 		
olution	8 [bit]				
ver	262.6 [uW/cell]				
sumption ^{*3}	(PWM + PWD)				
ver supply	1.8 [V]				