| 主な発表論文名 |
| 1. |
Yasuyuki Matsuya,
Kuniharu Uchimura and Atsushi Iwata,
A 16-bit Oversampling A-to-D Conversion Technology
Using Triple-Integration Noise Shaping
IEEE J. of Solid-State Circuits, Vol. SC-22,
No. 6, pp. 921-929, (1987) |
| 2. |
Kuniharu Uchimura, Toshio Hayashi,
Tadakatsu Kimura and Atsushi Iwata,
Oversampling A-to-D and D-to-A Converters with
Multi-stage Noise Shaping Modulators
IEEE Trans. ASSP, Vol. 36, No. 12, pp. 1899-1905,
(1988) |
| 3. |
Atsushi Iwata and Izuo Hayashi
,
Optical Interconnections as a New LSI Technology
IEICE Trans. Electron. Vol. E76-C, No. 1, pp.
90-99, (1993) |
| 4. |
Atsushi Iwata and Makoto Nagata,
A Concept of Analog-Digital merged Circuit Architecture
for Future VLSI's
IEICE Trans. Fundamentals of Electronics, Communications
and Computer Sciences Vol. E79-A, No.2, pp.145-157,
(Feb. 1996) |
| 5. |
M. Nagata, J. Funakoshi and
A. Iwata ,
A PWM Signal Processing Core Circuit Based on
a Switched Current Integration Technique
IEEE Journal of Solid-State Circuits, Vol.33,
No.1, pp.53-59, (Jan. 1998) |
| 6. |
M. Nagata and A. Iwata,
Substrate Noise Simulation Techniques for Analog-Digital
Mixed LSI Design
IEICE Trans. Electronics, Vol. E82-A, No.2, pp.271-278,
1999. |
| 7. |
Astushi Iwata, T. Morie, and
M. Nagata,
Merged Analog-Digital Circuits Using Pulse Modulation
for Intelligent SoC Applications (Invited)
IEICE Trans. Fundamentals, Vol. E84-A, No. 2,
pp. 486-496, 2001. |
| 8. |
M. Nagata, J. Nagai, K. Hijikata,
T. Morie, and A. Iwata,
Physical Design Guides for Substrate Noise Reduction
in CMOS Digital Circuits
IEEE J. Solid-State Circuits, Vol. 36, No. 3,
pp. 539-549, March 2001. |
|
COEメンバー
dsl.hiroshima-u.ac.jp