JapaneseSite MapcontactGo FLASH page

Profile
COE Members top

Name and affiliation
Mamoru Sasaki
sasaki@dsl.hiroshima-u.ac.jp

Integrated systems laboratory,
Graduate school of advanced science of matter,
Hiroshima University
Associate professor
Education and Professional Background
1996.3. received M.S degree in electrical engineering from Kumamoto University.
1991 received Ph.D. dgree from Kumamoto University.
1991 joined the department of electrical and computer engineering, Kumamoto University.
2002 oined graduate school of advanced science of matter, Hiroshima University
Academic Societies The institute of electronics, information and communication engineers
World Class Research Results A VLSI implementation of fuzzy controller using current mode analog circuits.

A fuzzy processor with logic-in-memory structure. (the highest reasoning speed is realized at the time of development)

An implementation of continuous-time analog filter based on current mode circuits.

Pioneering Research Results Development of 1V power supply ADC using Bi-CMOS current mode circuit.

Adiabatic-charging pass-transistor logical circuit with bootstrap technique.

Industrial and Nation-wide Cooperation CREST, STARC, NEDO
Important Publications
1. M.Sasaki, T.Inoue, Y.Shirai and F.Ueno,
``Fuzzy multiple-input maximum and minimum circuits in current mode and
their analyses using bounded-difference equations'',
IEEE Trans. on Computers, Vol.39, pp.768-774, June 1990.
2.  M.Sasaki, N.Ishikawa, F.Ueno and T.Inoue,
``Current-mode analog fuzzy hardware with voltage input interface and
normalization locked loop'',
Trans. IEICE Japan, Vol.E75-A, No.6, pp.650-654, June 1992.
3. M.Sasaki, S.Kaneda, F.Ueno, T.Inoue and Y.Kitamura,
``Boltzmann Machine processor using single-bit operation'',
Trans. IEICE Japan, Vol.E76-A, No.6, pp.878-885, June 1993.
4. M.Sasaki and F.Ueno,
``7.5MFLIPS fuzzy microprocessor using SIMD and Logic-in-Memory structure'',
Trans. IEICE Japan, Vol.E77-C, pp.1075-1082, July 1994.
5. Y.Ishizuka and M.Sasaki,
``1V supply voltage Bi-CMOS current mode circuits and their application
to ADC'',
Trans. IEICE Japan, Vol.E78-A, No.3, pp.395-402, March 1995.
6. Y.Ishizuka and M.Sasaki,
``Fully balanced CMOS current-mode filters for high-frequency applications'',
Trans. IEICE Japan, Vol.E79-A, No.6, pp.836-844, June 1996.
7. M. Sasaki and R. Haraguchi,
``An adiabatic charging pass-transistor logic circuit with bootstrap switching'',
Trans. IEICE Japan, Vol.J84-C, No.6, pp.516-523, June 2001.
Laboratory Page http:/www.dsl.hiroshima-u.ac.jp/
Personal Page http:/www.dsl.hiroshima-u.ac.jp/sasaki/
go to top